

# 1M × 8 CMOS FLASH MEMORY WITH LPC INTERFACE

## Table of Contents-

1.	GEN	ERAL DESCRIPTION	3
2.	FEA	TURES	3
3.	PIN (	CONFIGURATIONS	4
4.	BLO	CK DIAGRAM	4
5.	PIN I	DESCRIPTION	4
6.	FUN	CTIONAL DESCRIPTION	5
	6.1	Interface Mode Selection and Description	
	6.2	Read (Write) Mode	
	6.3	Reset Operation	5
	6.4	Boot Block Operation and Hardware Protection at Initial- #TBL & #WP	5
	6.5	Sector Erase Command	6
	6.6	Program Operation	6
	6.7	Dual BIOS	6
	6.8	Hardware Data Protection	6
	6.9	Write Operation Status	7
7.	TABI	LE OF OPERATING MODES	10
	7.1	Operating Mode Selection - Programmer Mode	10
	7.2	Operating Mode Selection - LPC Mode	10
	7.3	Standard LPC Memory Cycle Definition	10
8.	TABI	LE OF COMMAND DEFINITION	11
	8.1	Embedded Programming Algorithm	12
	8.2	Embedded Erase Algorithm	13
	8.3	Embedded #Data Polling Algorithm	14
	8.4	Embedded Toggle Bit Algorithm	15
	8.5	Software Product Identification and Boot Block Lockout Detection Acquisition Flow	v 16
9.	DC C	CHARACTERISTICS	17
	9.1	Absolute Maximum Ratings	17
	9.2	Programmer interface Mode DC Operating Characteristics	17
	9.3	LPC interface Mode DC Operating Characteristics	18
	9.4	Power-up Timing	18
10.	CAP	ACITANCE	18
11	PR∩	GRAMMER INTERFACE MODE AC CHARACTERISTICS	10

# W39V080A

# **Esses winbond sesses**

	11.1	AC Test Conditions	19
	11.2	AC Test Load and Waveform	19
	11.3	Read Cycle Timing Parameters	20
	11.4	Write Cycle Timing Parameters	20
	11.5	Data Polling and Toggle Bit Timing Parameters	20
12.	TIMIN	NG WAVEFORMS FOR PROGRAMMER INTERFACE MODE	21
	12.1	Read Cycle Timing Diagram	21
	12.2	Write Cycle Timing Diagram	21
	12.3	Program Cycle Timing Diagram	22
	12.4	#DATA Polling Timing Diagram	22
	12.5	Toggle Bit Timing Diagram	23
	12.6	Sector Erase Timing Diagram	23
13.	LPC I	NTERFACE MODE AC CHARACTERISTICS	24
	13.1	AC Test Conditions	24
	13.2	Read/Write Cycle Timing Parameters	24
	13.3	Reset Timing Parameters	24
14.	TIMIN	NG WAVEFORMS FOR LPC INTERFACE MODE	25
	14.1	Read Cycle Timing Diagram	25
	14.2	Write Cycle Timing Diagram	25
	14.3	Program Cycle Timing Diagram	26
	14.4	#DATA Polling Timing Diagram	27
	14.5	Toggle Bit Timing Diagram	28
	14.6	Sector Erase Timing Diagram	29
	14.7	GPI Register/Product ID Readout Timing Diagram	30
	14.8	Reset Timing Diagram	30
15.	ORDE	ERING INFORMATION	31
16.	HOW	TO READ THE TOP MARKING	31
17.	PACK	(AGE DIMENSIONS	32
	17.1	32L PLCC	32
	17.2	32L STSOP (8x14mm)	32
	17.3	40L TSOP (10 mm x 20 mm)	
18.	VERS	SION HISTORY	



### 1. GENERAL DESCRIPTION

The W39V080A is an 8-megabit, 3.3-volt only CMOS flash memory organized as  $1M \times 8$  bits. For flexible erase capability, the 8Mbits of data are divided into 16 uniform sectors of 64 Kbytes. The device can be programmed and erased in-system with a standard 3.3V power supply. A 12-volt VPP is required for accelerated program. The unique cell architecture of the W39V080A results in fast program/erase operations with extremely low current consumption. This device can operate at two modes, Programmer bus interface mode and LPC bus interface mode. As in the Programmer interface mode, it acts like the traditional flash but with a multiplexed address inputs. But in the LPC interface mode, this device complies with the Intel LPC specification. The device can also be programmed and erased using standard EPROM programmers.


### 2. FEATURES

- Single 3.3-volt operations:
  - 3.3-volt Read
  - 3.3-volt Erase
  - 3.3-volt Program
- Fast Program operation:
  - VPP = 12V
  - Byte-by-Byte programming: 9 μS (typ.)
- Fast Erase operation:
  - Sector erase 0.9 Sec. (tpy.)
- Fast Read access time: Tkg 11 nS
- Endurance: 30K cycles (typ.)
- Twenty-year data retention
- 16 Even sectors with 64K bytes
- Any individual sector can be erased
- Dual BIOS function
  - Full-chip Partition with 8M-bit or Dual-block Partition with 4M-bit
- Hardware protection:
  - #TBL supports 64-Kbyte Boot Block hardware protection
  - #WP supports the whole chip except Boot Block hardware protection


- Ready/#Busy output (RY/#BY)
  - Detect program or erase cycle completion
- Hardware reset pin (#RESET)
  - Reset the internal state machine to the read mode
- VPP input pin
  - Acceleration (ACC) function accelerates program timing
- Low power consumption
  - Read Active current: 15 mA (typ. for LPC mode)
- Automatic program and erase timing with internal VPP generation
- End of program or erase detection
  - Toggle bit
  - Data polling
- · Latched address and data
- TTL compatible I/O
- Available packages: 32L PLCC, 32L STSOP, 40L TSOP(10 x 20 mm), 32L PLCC Lead free, 32L STSOP Lead free and 40L TSOP (10 x 20 mm) Lead free

# **TERMS** Winbond

## 3. PIN CONFIGURATIONS



### 4. BLOCK DIAGRAM



### 5. PIN DESCRIPTION

SYM.	INTER	FACE	PIN NAME	
STIVI.	PGM	LPC	FIN NAME	
MODE	*	*	Interface Mode Selection	
#RESET	*	*	Reset	
#INIT		*	Initialize	
#TBL		*	Top Boot Block Lock	
#WP		*	Write Protect	
CLK		*	CLK Input	
GPI[4:0]		*	General Purpose Inputs	
ID[3:0]		*	Identification Inputs Pull Down with Internal Resistors	
LAD[3:0]		*	Address/Data Inputs	
#LFRAME		*	LPC Cycle Initial	
D/#F		*	Dual Bios/Full Chip Pull Down with Internal Resistors	
U/#L		*	Upper 4M/Lower 4M Pull Down with Internal Resistors	
R/#C	*		Row/Column Select	
A[10:0]	*		Address Inputs	
DQ[7:0]	*		Data Inputs/Outputs	
#OE	*		Output Enable	
#WE	*		Write Enable	
RY/#BY	*		Ready/Busy	
VDD	*	*	Power Supply	
VSS	*	*	Ground	
RSV	*	*	Reserve Pins	
NC	*	*	No Connection	



## 6. FUNCTIONAL DESCRIPTION

## 6.1 Interface Mode Selection and Description

This device can be operated in two interface modes, one is Programmer interface mode, and the other is LPC interface mode. The MODE pin of the device provides the control between these two interface modes. These interface modes need to be configured before power up or return from #RESET. When MODE pin is set to high position, the device is in the Programmer mode; while the MODE pin is set to low position, it is in the LPC mode. In Programmer mode, this device just behaves like traditional flash parts with 8 data lines. But the row and column address inputs are multiplexed. The row address is mapped to the higher internal address A[19:11]. And the column address is mapped to the lower internal address A[10:0]. For LPC mode, It complies with the LPC Interface Specification Revision 1.1 Through the LAD[3:0] and #LFRAME to communicate with the system chipset.

## 6.2 Read (Write) Mode

In Programmer interface mode, the read(write) operation of the W39V080A is controlled by #OE (#WE). The #OE (#WE) is held low for the host to obtain (write) data from(to) the outputs(inputs). #OE is the output control and is used to gate data from the output pins. The data bus is in high impedance state when #OE is high. As in the LPC interface the "bit 1 of CYCLE TYPE+DIR" determines mode, the read or write. Refer to the timing waveforms for further details.

## 6.3 Reset Operation

The #RESET input pin can be used in some application. When #RESET pin is at high state, the device is in normal operation mode. When #RESET pin is at low state, it will halt the device and all outputs will be at high impedance state. As the high state re-asserted to the #RESET pin, the device will return to read or standby mode, it depends on the control signals.

## 6.4 Boot Block Operation and Hardware Protection at Initial- #TBL & #WP

There is a hardware method to protect the top boot block and other sectors. Before power on programmer, tie the #TBL pin to low state and then the top boot block will not be programmed/erased. If #WP pin is tied to low state before power on, the other sectors will not be programmed/erased.

In order to detect whether the boot block feature is set on or not, users can perform software command sequence: enter the product identification mode (see Command Codes for Identification/Boot Block Lockout Detection for specific code), and then read from address FFFF2(hex). You can check the DQ2/DQ3 at the address FFFF2 to see whether the #TBL/#WP pin is in low or high state. If the DQ2 is "0", it means the #TBL pin is tied to high state. In such condition, whether boot block can be programmed/erased or not will depend on software setting. On the other hand, if the DQ2 is "1", it means the #TBL pin is tied to low state, then boot block is locked no matter how the software is set. Like the DQ2, the DQ3 inversely mirrors the #WP state. If the DQ3 is "0", it means the #WP pin is in high state, then all the sectors except the boot block can be programmed/erased. On the other hand, if the DQ3 is "1", then all the sectors except the boot block are programmed/erased inhibited.

To return to normal operation, perform a three-byte command sequence (or an alternate single-byte command) to exit the identification mode. For the specific code, see Command Codes for Identification/Boot Block Lockout Detection.



#### 6.5 Sector Erase Command

Sector erase is a six-bus cycles operation. There are two "unlock" write cycles, followed by writing the "set-up" command. Two more "unlock" write cycles then follows by the Sector erase command. The Sector address (any address location within the desired Sector) is latched on the rising edge of R/#C in programmer mode, while the command (30H) is latched on the rising edge of #WE.

Sector erase does not require the user to program the device prior to erase. When erasing a Sector, the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic Sector erase begins after the erase command is completed, right from the rising edge of the #WE pulse for the last Sector erase command pulse and terminates when the data on DQ7, Data Polling, is "1" at which time the device returns to the read mode. Data Polling must be performed at an address within any of the sectors being erased.

Refer to the Erase Command flow Chart using typical command strings and bus operations.

## 6.6 Program Operation

The W39V080A is programmed on a byte-by-byte basis. Program operation can only change logical data "1" to logical data "0." The erase operation, which changed entire data in main memory and/or boot block from "0" to "1", is needed before programming.

The program operation is initiated by a 4-byte command cycle (see Command Codes for Byte Programming). The device will internally enter the program operation immediately after the byte-program command is entered. The internal program timer will automatically time-out ( $9\mu S$  typ. - TBP) once it is completed and then return to normal read mode. Data polling and/or Toggle Bits can be used to detect end of program cycle.

#### 6.7 Dual BIOS

The W39V080A provides a solution for Dual-BIOS application. In LPC mode, when D/#F is low, the device functions as a full-chip partition of 8M-bit which address ranges from FFFFh to 00000h with A[19:0]. If D/#F is driven high, the device functions as a dual-block partition that each block consists of 4M-bit. For dual-block partition, there is only one 4M-bit block, either upper or lower, can be accessed. The U/#L pin selects either upper or lower 4M-bit block and its address ranges from 7FFFh to 00000h with A[19:0]. When U/#L is low, the lower 4M-bit block will be selected; while, U/#L is high, the upper 4M-bit block will be selected.

#### 6.8 Hardware Data Protection

The integrity of the data stored in the W39V080A is also hardware protected in the following ways:

- (1) Noise/Glitch Protection: A #WE pulse of less than 15 nS in duration will not initiate a write cycle.
- (2) VDD Power Up/Down Detection: The programming and read operation are inhibited when VDD is less than 2.0V typical.
- (3) Write Inhibit Mode: Forcing #OE low or #WE high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down periods.



## 6.9 Write Operation Status

The device provides several bits to determine the status of a program or erase operation: DQ5, DQ6, and DQ7. Each of DQ7 and DQ6 provides a method for determining whether a program or erase operation is complete or in progress. The device also offers a hardware-based output signal, RY/#BY in programmer mode, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

#### DQ7: #Data Polling

The #Data Polling bit, DQ7, indicates whether an Embedded Program or Erase algorithm is in progress or completed. Data Polling is valid after the rising edge of the final #WE pulse in the command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 and the complement of the data programmed to DQ7. Once the Embedded Program algorithm has completed, the device outputs the data programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, #Data Polling on DQ7 is active for about 1 S, and then the device returns to the read mode.

During the Embedded Erase algorithm, #Data Polling produces "0" on DQ7. Once the Embedded Erase algorithm has completed, #Data Polling produces "1" on DQ7. An address within any of the sectors selected for erasure must be provided to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, #Data Polling on DQ7 is active for about 100 S, and then the device returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just before the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0-DQ6 while Output Enable (#OE) is set to low. That is, the device may change from providing status information to valid data on DQ7. Depending on when it samples the DQ7 output, the system may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ0-DQ6 may be still invalid. Valid data on DQ7-DQ0 will appear on successive read cycles.

## RY/#BY: Ready/#Busy

The RY/#BY is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/#BY status is valid after the rising edge of the final #WE pulse in the command sequence. Since RY/#BY is an open-drain output, several RY/#BY pins can be tied together in parallel with a pull-up resistor to VDD.

When the output is low (Busy), the device is actively erasing or programming. When the output is high (Ready), the device is in the read mode or standby mode.

#### DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete. Toggle Bit I may be read at any address, and is valid after the rising edge of the final #WE pulse in the command sequence (before the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either #OE to control the read cycles. Once the operation has completed, DQ6 stops toggling.



After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for about 100 S, and then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors which are protected.

The system can use DQ6 to determine whether a sector is actively erasing. If the device is actively erasing (i.e., the Embedded Erase algorithm is in progress), DQ6 toggles. If a program address falls within a protected sector, DQ6 toggles for about 1  $\mu$ S after the program command sequence is written, and then returns to reading array data.

## Reading Toggle Bits DQ6

Whenever the system initially starts to read toggle bit status, it must read DQ7-DQ0 at least twice in a row to determine whether a toggle bit is toggling or not. Typically, the system would note and store the value of the toggle bit after the first read. While after the second read, the system would compare the new value of the toggle bit with the first one. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7-DQ0 on the following read cycle.

However, if after the initial two read cycles, the system finds that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high or not(see the section on DQ5). If DQ5 is high, the system should then determine again whether the toggle bit is toggling or not, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation, and the system must write the reset command to return to reading array data.

Then the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, and determines the status as described in the previous paragraph. Alternatively, the system may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm while it returns to determine the status of the operation.

### **DQ5: Exceeded Timing Limits**

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. DQ5 produces "1" under these conditions which indicates that the program or erase cycle was not successfully completed.

The device may output "1" on DQ5 if the system tries to program "1" to a location that was previously programmed to "0." Only the erase operation can change "0" back to "1." Under this condition, the device stops the operation, and while the timing limit has been exceeded, DQ5 produces "1."

Under both these conditions, the system must hardware reset to return to the read mode.

#### REGISTER

There are two kinds of registers on this device, the General Purpose Input Registers and Product Identification Registers. Users can access these registers through respective address in the 4Gbytes memory map. There are detail descriptions in the sections below.

#### **General Purpose Inputs Register**

This register reads the GPI[4:0] pins on the W39V080A. This is a pass-through register which can read via memory address FFBC0100(hex), or FFBxE100(hex). Since it is pass-through register, there is no default value.



#### **GPI Register Table**

BIT	FUNCTION
7 – 5	Reserved
4	Read GPI4 pin status
3	Read GPI3 pin status
2	Read GPI2 pin status
1	Read GPI1 pin status
0	Read GPI0 pin status

#### **Product Identification Registers**

There is a software method to read out the Product Identification in both the Programmer interface mode and the LPC interface mode. Thus, the programming equipment can automatically matches the device with its proper erase and programming algorithms.

In the full-chip(8Mb) LPC interface mode, a read from FFBC, 0000(hex) can output the manufacturer code, DA(hex). A read from FFBC, 0001(hex) can output the device code D0(hex).

For dual-BIOS(4Mbx2) LPC mode, a read from FFBC, 0000(hex) can output the manufacturer code, DA(hex). A read from FFBC,0001(hex) can output the device code 90(hex).

In the software access mode, a JEDEC 3-byte command sequence can be used to access the product ID for programmer interface mode. A read from address 0000(hex) outputs the manufacturer code, DA(hex). A read from address 0001(hex) outputs sequence or an alternate one-byte command sequence (see Command Definition table for detail).the device code, D0(hex)." The product ID operation can be terminated by a three-byte command.

### **Identification Input Pins ID[3:0]**

These pins are part of mechanism that allows multiple parts to be used on the same bus. The boot device should be 0000b. And all the subsequent parts should use the up-count strapping.

### **Memory Address Map**

There are 8M bytes space reserved for BIOS Addressing. The 8M bytes are mapped into a single 4M system address by dividing the ROMs into two 4M byte pages. For accessing the 4M byte BIOS storage space, the ID[2:1] pins are inverted in the ROM and are compared to address lines [21:20]. ID[3] can be used as like active low chip-select pin.

#### The 32Mbit address space is as below:

BLOCK	LOCK	ADDRESS RANGE
4M Byte BIOS ROM	None	FFFF, FFFFh: FFC0, 0000h

The ROM responds to top 1M byte pages based on the ID pins strapping according to the following table:

ID[2:1] PINS	ROM BASED ADDRESS RANGE
00x	FFFF, FFFFh: FFF0, 0000h
01x	FFEF, FFFFh: FEF0, 0000h
10x	FFDF, FFFFh: FFD0, 0000h
11x	FFCF, FFFFh: FFC0, 0000h



## 7. TABLE OF OPERATING MODES

# 7.1 Operating Mode Selection - Programmer Mode

MODE	PINS					
	#OE	#WE	#RESET	ADDRESS	DQ.	
Read	VIL	VIH	VIH	AIN	Dout	
Write	VIH	VIL	VIH	AIN	Din	
Standby	Х	Х	VIL	X	High Z	
Write Inhibit	VIL	Х	VIH	X	High Z/DOUT	
	X	ViH	VIH	X	High Z/DOUT	
Output Disable	VIH	Х	VIH	X	High Z	

# 7.2 Operating Mode Selection - LPC Mode

Operation modes in LPC interface mode are determined by "cycle type" when it is selected. When it is not selected, its outputs (LAD[3:0]) will be disable. Please reference to the "Standard LPC Memory Cycle Definition".

## 7.3 Standard LPC Memory Cycle Definition

FIELD	NO. OF CLOCKS	DESCRIPTION
Start	1	"0000b" appears on LPC bus to indicate the initial
Cycle Type & Dir	1	"010Xb" indicates memory read cycle; while "011xb" indicates memory write cycle. "X" mean don't have to care.
TAR	2	Turned Around Time
Addr.	8	Address Phase for Memory Cycle. LPC supports the 32 bits address protocol. The addresses transfer most significant nibble first and least significant nibble last. (i.e. Address[31:28] on LAD[3:0] first, and Address[3:0] on LAD[3:0] last.)
Sync.	N	Synchronous to add wait state. "0000b" means Ready, "0101b" means Short Wait, "0110b" means Long Wait, "1001b" for DMA only, "1010b" means error, other values are reserved.
Data 2		Data Phase for Memory Cycle. The data transfer least significant nibble first and most significant nibble last. (i.e. DQ[3:0] on LAD[3:0] first , then DQ[7:4] on LAD[3:0] last.)



## 8. TABLE OF COMMAND DEFINITION

COMMAND	NO. OF	1 <sup>ST</sup> CYCLE	2 <sup>ND</sup> CYCLE	3 <sup>RD</sup> CYCLE	4 <sup>TH</sup> CYCLE	5 <sup>TH</sup> CYCLE	6 <sup>TH</sup> CYCLE
DESCRIPTION	Cycles (1)	Addr. Data	Addr. Data	Addr. Data	Addr. Data	Addr. Data	Addr. Data
Read	1	A <sub>IN</sub> D <sub>OUT</sub>					
Sector Erase	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	SA <sup>(5)</sup> 30
Byte Program	4	5555 AA	2AAA 55	5555 A0	A <sub>IN</sub> D <sub>IN</sub>		
Product ID Entry	3	5555 AA	2AAA 55	5555 90			
Product ID Exit (4)	3	5555 AA	2AAA 55	5555 F0			
Product ID Exit (4)	1	XXXX F0					


#### Notes:

- 1. The cycle means the write command cycle not the LPC clock cycle.
- 2. The Column Address / Row Address are mapped to the Low / High order Internal Address. i.e. Column Address A[10:0] are mapped to the internal A[10:0], Row Address A[7:0] are mapped to the internal A[19:11]
- 3. Address Format: A14-A0 (Hex); Data Format: DQ7-DQ0 (Hex)
- 4. Either one of the two Product ID Exit commands can be used.
- 5. SA: Sector Address

ector Address					
SA = FXXXXh for Unique Sector15 (Boot Sector)	SA = 7XXXXh for Unique Sector7				
SA = EXXXXh for Unique Sector14	SA = 6XXXXh for Unique Sector6				
SA = DXXXXh for Unique Sector13	SA = 5XXXXh for Unique Sector5				
SA = CXXXXh for Unique Sector12	SA = 4XXXXh for Unique Sector4				
SA = BXXXXh for Unique Sector11	SA = 3XXXXh for Unique Sector3				
SA = AXXXXh for Unique Sector10	SA = 2XXXXh for Unique Sector2				
SA = 9XXXXh for Unique Sector9	SA = 1XXXXh for Unique Sector1				
SA = 8XXXXh for Unique Sector8	SA = 0XXXXh for Unique Sector0				




# 8.1 Embedded Programming Algorithm






# 8.2 Embedded Erase Algorithm






# 8.3 Embedded #Data Polling Algorithm






# 8.4 Embedded Toggle Bit Algorithm





# 8.5 Software Product Identification and Boot Block Lockout Detection Acquisition Flow



**Notes** for software product identification/boot block lockout detection:

- (1) Data Format: DQ7-DQ0 (Hex); Address Format: A14-A0 (Hex)
- (2) A1–A19 =  $V_{IL}$ ; manufacture code is read for A0 =  $V_{IL}$ ; device code is read for A0 =  $V_{IH}$ .
- (3) The device does not remain in identification and boot block lockout detection mode if power down.
- (4) The DQ[3:2] to indicate the sectors protect status as below:

	DQ2	DQ3
0	64Kbytes Boot Block Unlocked by #TBL hardware trapping	Whole Chip Unlocked by #WP hardware trapping Except Boot Block
1	64Kbytes Boot Block Locked by #TBL hardware trapping	Whole Chip Locked by #WP hardware trapping Except Boot Block

- (5) The device returns to standard operation mode.
- (6) Optional 1-write cycle (write F0 (hex.) at XXXX address) can be used to exit the product identification/boot block lockout detection.



## 9. DC CHARACTERISTICS

# 9.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage to Vss Potential	-0.5 to +4.0	V
Operating Temperature	0 to +70	°C
Storage Temperature	-65 to +150	°C
D.C. Voltage on Any Pin to Ground Potential	-0.5 to VDD +0.5	V
VPP Voltage	-0.5 to +13	V
Transient Voltage (<20 nS) on Any Pin to Ground Potential	-1.0 to VDD +0.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings May adversely affect the life and reliability of the device.

# 9.2 Programmer interface Mode DC Operating Characteristics

(VDD =  $3.3V \pm 0.3V$ , Vss= 0V, TA = 0 to  $70^{\circ}$  C)

PARAMETER	SYM.	TEST CONDITIONS		LIMITS		
FARAMETER	3 i Wi.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power Supply Current (read)	ICC1	In Read or Write mode, all DQs open Address inputs = 3.0V/0V, at f = 3	-	15	20	mA
Power Supply Current (erase/ write)	ICC2	In Read or Write mode, all DQs open  Address inputs = 3.0V/0V, at f = 3  MHz	-	35	45	mA
Input Leakage Current	ILI	VIN = VSS to VDD	-	-	90	μА
Output Leakage Current	ILO	VOUT = VSS to VDD	-	-	90	μА
Input Low Voltage	VIL	-	-0.5	-	0.8	V
Input High Voltage	VIH	-	2.0	-	VDD +0.5	V
Output Low Voltage	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage	VOH	IOH = -0.1mA	2.4	-	-	V



# 9.3 LPC interface Mode DC Operating Characteristics

(VDD =  $3.3V \pm 0.3V$ , Vss= 0V, TA = 0 to  $70^{\circ}$  C)

PARAMETER SY		TEST CONDITIONS		LIMIT	S	UNIT
TANAMETER	STW.	TEST CONDITIONS	MIN.	TYP.	MAX.	ONIT
Power Supply Current (read)	ICC1	All lout = 0A, CLK = 33 MHz, in LPC mode operation.	-	15	20	mA
Power Supply Current (erase/write)	ICC2	All lout = 0A, CLK = 33 MHz, in LPC mode operation.	-	35	45	mA
Standby Current 1	lsb1	#LFRAME = 0.9 VDD, CLK = 33 MHz, all inputs = 0.9 VDD / 0.1 VDD no internal operation	-	20	50	uA
Standby Current 2	lsb2	#LFRAME = 0.1 VDD, CLK = 33 MHz, all inputs = 0.9 VDD /0.1 VDD no internal operation.	-	3	10	mA
Input Low Voltage	VIL	-	-0.5	-	0.3 VDD	V
Input Low Voltage of #INIT	VILI	-	-0.5	-	0.2 VDD	٧
Input High Voltage	VIH	-	0.5 VDD	-	VDD +0.5	V
Input High Voltage of #INIT Pin	ViHi	-	1.35 V	-	VDD +0.5	٧
Output Low Voltage	Vol	IOL = 1.5 mA	-	-	0.1 VDD	V
Output High Voltage	Vон	IOH = -0.5 mA	0.9 VDD	-	-	V

# 9.4 Power-up Timing

PARAMETER	SYMBOL	TYPICAL	UNIT
Power-up to Read Operation	Tpu. READ	100	μS
Power-up to Write Operation	Tpu. WRITE	5	mS

## 10. CAPACITANCE

 $(VDD = 3.3V, TA = 25^{\circ} C, f = 1 MHz)$ 

PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
I/O Pin Capacitance	CI/O	VI/O = 0V	12	pf
Input Capacitance	CIN	VIN = 0V	6	pf




# 11. PROGRAMMER INTERFACE MODE AC CHARACTERISTICS

## 11.1 AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 0.9 VDD
Input Rise/Fall Time	< 5 nS
Input/Output Timing Level	1.5V/1.5V
Output Load	1 TTL Gate and CL = 30 pF

## 11.2 AC Test Load and Waveform





Programmer Interface Mode AC Characteristics, continued

## 11.3 Read Cycle Timing Parameters

(VDD = 3.3V  $\pm$  0.3V, Vss = 0V, Ta = 0 to 70° C)

PARAMETER	SYMBOL	W39	V080A	UNIT
TAKAMETEK	STWIBOL	MIN.	MAX.	ONIT
Read Cycle Time	Trc	350	ı	nS
Row / Column Address Set Up Time	Tas	50	-	nS
Row / Column Address Hold Time	Тан	50	-	nS
Address Access Time	Таа	-	200	nS
Output Enable Access Time	TOE	-	75	nS
#OE Low to Active Output	Tolz	0	1	nS
#OE High to High-Z Output	Тонz	-	35	nS
Output Hold from Address Change	Тон	0	-	nS

# 11.4 Write Cycle Timing Parameters

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Reset Time	Trst	1	-	-	μS
Address Setup Time	Tas	50	-	-	nS
Address Hold Time	Тан	50	-	-	nS
R/#C to Write Enable High Time	Tcwn	50	-	-	nS
#WE Pulse Width	TWP	100	-	-	nS
#WE High Width	TWPH	100	-	-	nS
Data Setup Time	TDS	50	-	-	nS
Data Hold Time	TDH	50	-	-	nS
#OE Hold Time	Тоен	0	-	-	nS
Byte programming Time	Твр	-	9	250	μS
Sector Erase Cycle Time (Note (c))	TPEC	-	0.9	6	S
Program/Erase Valid to RY/#BY Delay	TBUSY	90	-	-	nS

Note: All AC timing signals observe the following guidelines for determining setup and hold times:

- (a) High level signal's reference level is input high and
- (b) low level signal's reference level is input low. Ref. to the AC testing condition.
- (c) Exclude 00H pre-program prior to erasure. (In the pre-programming step of the embedded erase algorithm, all bytes are programmed to 00H before erasure


# 11.5 Data Polling and Toggle Bit Timing Parameters

PARAMETER	SYMBOL	W39V	UNIT	
FARAMETER	STWIBOL	MIN.	MAX.	ONIT
#OE to Data Polling Output Delay	TOEP	-	40	nS
#OE to Toggle Bit Output Delay	TOET	-	40	nS
Toggle or Polling interval		50	-	mS




## 12. TIMING WAVEFORMS FOR PROGRAMMER INTERFACE MODE

## 12.1 Read Cycle Timing Diagram




# 12.2 Write Cycle Timing Diagram






Timing Waveforms for Programmer Interface Mode, continued

# 12.3 Program Cycle Timing Diagram




# 12.4 #DATA Polling Timing Diagram






Timing Waveforms for Programmer Interface Mode, continued

## 12.5 Toggle Bit Timing Diagram



# 12.6 Sector Erase Timing Diagram





# 13. LPC INTERFACE MODE AC CHARACTERISTICS

## 13.1 AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0.6 VDD to 0.2 VDD
Input Rise/Fall Slew Rate	1 V/nS
Input/Output Timing Level	0.4Vdd / 0.4Vdd
Output Load	1 TTL Gate and CL = 10 pF

## 13.2 Read/Write Cycle Timing Parameters

(VDD =  $3.3V \pm 0.3V$ , Vss = 0V, Ta = 0 to  $70^{\circ}$  C)

PARAMETER	SYMBOL	SYMBOL W39V		UNIT	
FARAMETER	STWIBOL	MIN.	MAX.	ONIT	
Clock Cycle Time	Tcyc	30	-	nS	
Input Set Up Time	Tsu	7	-	nS	
Input Hold Time	THD	0	-	nS	
Clock to Data Valid	TĸQ	2	11	nS	

Note: Minimum and Maximum time have different load. Please refer to PCI specification.

# 13.3 Reset Timing Parameters

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
VDD stable to Reset Active	TPRST	1	-	-	mS
Clock Stable to Reset Active	TKRST	100	-	-	μS
Reset Pulse Width	TRSTP	100	-	-	nS
Reset Active to Output Float	TRSTF	-	-	50	nS
Reset Inactive to Input Active	Trst	10	-	-	μS

Note: All AC timing signals observe the following guidelines for determining setup and hold times:


- (a) High level signal's reference level is input high and
- (b) low level signal's reference level is input low.

Please refer to the AC testing condition.




## 14. TIMING WAVEFORMS FOR LPC INTERFACE MODE

## 14.1 Read Cycle Timing Diagram




# 14.2 Write Cycle Timing Diagram






## 14.3 Program Cycle Timing Diagram






## 14.4 #DATA Polling Timing Diagram






## 14.5 Toggle Bit Timing Diagram






## 14.6 Sector Erase Timing Diagram






## 14.7 GPI Register/Product ID Readout Timing Diagram



# 14.8 Reset Timing Diagram





## 15. ORDERING INFORMATION

PART NO.	ACCESS TIME	POWER SUPPLY CURRENT MAX.	STANDBY VDD CURRENT MAX.	PACKAGE
	(nS)	(mA)	(uA)	
W39V080AP	11	15	20	32L PLCC
W39V080AQ	11	15	20	32L STSOP
W39V080AT	11	15	20	40L TSOP
W39V080APZ	11	15	20	32L PLCC Lead free
W39V080AQZ	11	15	20	32L STSOP Lead free
W39V080ATZ	11	15	20	40L TSOP Lead free

#### Notes:

- 1. Winbond reserves the right to make changes to its products without prior notice.
- 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

## 16. HOW TO READ THE TOP MARKING

Example: The top marking of 32-pin STSOP W39V080AQ



1<sup>st</sup> line: Winbond logo

2<sup>nd</sup> line: the part number: W39V080AQ

3<sup>rd</sup> line: the lot number

4<sup>th</sup> line: the tracking code: <u>149 O B SA</u> 149: Packages made in '01, week 49


O: Assembly house ID: A means ASE, O means OSE, ...etc. B: IC revision; A means version A, B means version B, ...etc.

SA: Process code




## 17. PACKAGE DIMENSIONS

### 17.1 32L PLCC




## 17.2 32L STSOP (8x14mm)





Package Dimensions, continued

# 17.3 40L TSOP (10 mm x 20 mm)





### 18. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Jan. 5, 2005	-	Initial Issued
A2	April 14, 2005	34	Add important notice
A3	Oct. 3, 2005	3	Revise endurance 10K cycles to 30K cycles
A4	Dec. 28, 2005	4,8,15	Revise page8 DQ5: Exceeded Timing Limits description, page15 Embedded Toggle Bit Algorithm and page4 PIN CONFIGURATION (A0 to A3)

## **Important Notice**

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.