Standard Products UT28F256QL Radiation-Hardened 32K x 8 PROM

Advanced Data Sheet

May, 2004 www.aeroflex.com/radhard



FEATURES

- Programmable, read-only, asynchronous, radiationhardened, 32K x 8 memory
 - Supported by industry standard programmer
- □ 45ns and 40ns maximum address access time (-55 °C to +125 °C)
- □ TTL compatible input and TTL/CMOS compatible output levels
- Three-state data bus
- □ Low operating and standby current
 - Operating: 80mA maximum @25MHz
 - Derating: 3mA/MHz
 - Standby: 1.5mA maximum (post-rad)
- Radiation-hardened process and design; total dose irradiation testing to MIL-STD-883, Method 1019
 - Total dose: 100Krad to 1Megarad(Si)
 - LET_{TH}(0.25) ~ 70 MeV-cm²/mg
 - SEL Immune $\geq 110 \text{ MeV-cm}^2/\text{mg}$
 - No upsets \geq 70 MeV-cm²/mg

- QML Q & V compliant part
 AC and DC testing at factory
- □ No post program conditioning
- Packaging options:
 28-lead 50-mil center flatpack (0.490 x 0.74)
- \Box V_{DD}: 5.0 volts <u>+</u> 10%
- □ Standard Microcircuit Drawing 5962-96891

PRODUCT DESCRIPTION

The UT28F256QL amorphous silicon anti-fuse PROM is a high performance, asynchronous, radiation-hardened, 32K x 8 programmable memory device. The UT28F256QL PROM features fully asychronous operation requiring no external clocks or timing strobes. An advanced radiationhardened twin-well CMOS process technology is used to implement the UT28F256QL. The combination of radiationhardness, fast access time, and low power consumption make the UT28F256QL ideal for high speed systems designed for operation in radiation environments.





Figure 1. PROM Block Diagram

DEVICE OPERATION

The UT28F256QL has three control inputs: Chip Enable (\overline{CE}), Program Enable (\overline{PE}), and Output Enable (\overline{OE}); fifteen address inputs, A(14:0); and eight bidirectional data lines, DQ(7:0). \overline{CE} is the device enable input that controls chip selection, active, and standby modes. Asserting $\overline{\text{CE}}$ causes I_{DD} to rise to its active value and decodes the fifteen address inputs to select one of 32,768 words in the memory. PE controls program and read operations. During a read cycle, \overline{OE} must be asserted to enable the outputs.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS 1

(Referenced	to	V _{SS})	
-------------	----	-------------------	--

SYMBOL	PARAMETER	LIMITS	UNITS
V _{DD}	DC supply voltage	-0.3 to 6.0	V
V _{I/O}	Voltage on any pin	-0.5 to $(V_{DD} + 0.5)$	V
T _{STG}	Storage temperature	-65 to +150	°C
P _D	Maximum power dissipation	1.5	W
T _J	Maximum junction temperature	+175	°C
Θ _{JC}	Thermal resistance, junction-to-case ²	3.3	°C/W
II	DC input current	±10	mA

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. Test per MIL-STD-883, Method 1012, infinite heat sink.

PIN NAMES

A(14:0)	Address
CE	Chip Enable
OE	Output Enable
PE	Program Enable
DQ(7:0)	Data Input/Data Output

Table 1. Device Operation Truth Table ¹

OE	PE	CE	I/O MODE	MODE
Х	1	1	Three-state	Standby
0	1	0	Data Out	Read
1	0	0	Data In	Program
1	1	0	Three-state	Read ²

Notes:

1. "X" is defined as a "don't care" condition.

2. Device active; outputs disabled.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS	UNITS
V _{DD}	Positive supply voltage	4.5 to 5.5	V
T _C	Case temperature range	-55 to +125	°C
V _{IN}	DC input voltage	0 to V _{DD}	V

DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*

 $(V_{DD} = 5.0V \pm 10\%; -55^{\circ}C < T_C < +125^{\circ}C)$

SYMBOL	PARAMETER	CONDITION	MINIMUM	MAXIMUM	UNIT
V _{IH}	High-level input voltage	(TTL)	2.4		V
V _{IL}	Low-level input voltage	(TTL)		0.8	V
V _{OL1}	Low-level output voltage	$I_{OL} = 4.0 \text{mA}, V_{DD} = 4.5 \text{V} (\text{TTL})$		0.4	V
V _{OL2}	Low-level output voltage	$I_{OL} = 200 \mu A, V_{DD} = 4.5 V (CMOS)$		$V_{SS} + 0.10$	V
V _{OH1}	High-level output voltage	$I_{OH} = -200 \mu A, V_{DD} = 4.5 V (CMOS)$	V _{DD} -0.1		V
V _{OH2}	High-level output voltage	$I_{OH} = -2.0$ mA, $V_{DD} = 4.5$ V (TTL)	2.4		V
C _{IN} ¹	Input capacitance , all inputs except PE	$f = 1$ MHz, $V_{DD} = 5.0$ V $V_{IN} = 0$ V		15	pF
	Input Capacitance PE			20	
C _{IO} ¹	Bidirectional I/O capacitance	$f = 1$ MHz, $V_{DD} = 5.0$ V $V_{OUT} = 0$ V		15	pF
I _{IN}	Input leakage current	$V_{IN} = 0V$ to V_{DD} , all pins except \overline{PE} $V_{IN} = V_{DD}$, \overline{PE} only	-5	+5 132	μΑ μΑ
I _{OZ}	Three-state output leakage current	$V_{O} = 0V \text{ to } V_{DD}$ $V_{DD} = 5.5V$ $\overline{OE} = 5.5V$	-20	20	μΑ
$I_{OS}^{2,3}$	Short-circuit output current	$V_{DD} = 5.5V, V_{O} = V_{DD}$ $V_{DD} = 5.5V, V_{O} = 0V$	-120	120	mA mA
I _{DD1} (OP) ⁵	Supply current operating @25.0MHz (40ns product) @22.2MHz (45ns product)	TTL inputs levels $(I_{OUT} = 0)$, $V_{IL} = 0.2V$ V_{DD} , $\overline{PE} = 5.5V$		80 75	mA mA
I _{DD2} (SB) post-rad	Supply current standby	$\frac{\text{CMOS input levels V}_{\text{IL}} = \text{V}_{\text{SS}} + 0.25\text{V}}{\overline{\text{CE}}} = \text{V}_{\text{DD}} - 0.25\text{ V}_{\text{IH}} = \text{V}_{\text{DD}} - 0.25\text{V}$		1.5	mA

Notes:

<sup>Notes:
* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1E6 rad(Si).
1. Measured only for initial qualification, and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
4. Derates at 3.0mA/MHz.</sup>

READ CYCLE

A combination of $\overline{\text{PE}}$ greater than $V_{IH}(\text{min})$, and $\overline{\text{CE}}$ less than $V_{IL}(\text{max})$ defines a read cycle. Read access time is measured from the latter of device enable, output enable, or valid address to valid data output.

An address access read is initiated by a change in address inputs while the chip is enabled with \overline{OE} asserted and \overline{PE} deasserted. Valid data appears on data output, DQ(7:0), after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as device enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time. The chip enable-controlled access is initiated by \overline{CE} going active while \overline{OE} remains asserted, \overline{PE} remains deaserted, and the addresses remain stable for the entire cycle. After the specified t_{ELQV} is satisfied, the eight-bit word addressed by A(14:0) appears at the data outputs DQ(7:0).

Output enable-controlled access is initiated by \overline{OE} going active while \overline{CE} is asserted, \overline{PE} is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ELQV} have not been satisfied.

SYMBOL	PARAMETER	28F256-45		28F256-40		UNIT
		MIN	MAX	MIN	MAX	
t _{AVAV} ¹	Read cycle time	45		40		ns
t _{AVQV}	Read access time		45		40	ns
t _{AXQX} ²	Output hold time	0		0		ns
t _{GLQX} ²	OE-controlled output enable time	0		0		ns
t _{GLQV}	OE-controlled access time		15		15	ns
t _{GHQZ}	OE-controlled output three-state time		15		15	ns
t _{ELQX} ²	CE-controlled output enable time	0		0		ns
t _{ELQV}	$\overline{\text{CE}}$ -controlled access time		45		40	ns
t _{EHQZ}	CE-controlled output three-state time		15		15	ns

AC CHARACTERISTICS READ CYCLE (Post-Radiation)* $(V_{DD} = 5.0V \pm 10\%; -55^{\circ}C < T_C < +125^{\circ}C)$

Notes:

* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1E6 rads(Si).

1. Functional test.

2. Three-state is defined as a 200mV change from steady-state output voltage.




Figure 2. PROM Read Cycle

RADIATION HARDNESS


The UT28F256QL PROM incorporates special design and layout features which allow operation in high-level radiation environments. Aeroflex Colorado Springs has developed special low-temperature processing techniques designed to enhance the total-dose radiation hardness of both the gate oxide and the field oxide while maintaining the circuit density and reliability. For transient radiation hardness and latchup immunity, UTMC builds all radiation-hardened products on epitaxial wafers using an advanced twin-tub CMOS process. In addition, UTMC pays special attention to power and ground distribution during the design phase, minimizing dose-rate upset caused by rail collapse.

RADIATION HARDNESS DESIGN SPECIFICATIONS¹

Total Dose	1E6	rad(Si)
Latchup LET Threshold	>110	MeV-cm ² /mg
Memory Cell LET Threshold	>100	MeV-cm ² /mg
Logic Onset LET	>57	MeV-cm ² /mg
SEU Cross Section	3.1E-12	cm ² /bit
Error rate - geosynchronous orbit, Adams 90% worst case environment	2.0E-20	errors/bit day

Note:

1. The PROM will not latchup during radiation exposure under recommended operating conditions.



Notes:

- 1. 50pF including scope probe and test socket.
- 2. Measurement of data output occurs at the low to high or high to low transition mid-point
- (TTL input = 1.5V).

Figure 3. AC Test Loads and Input Waveforms





Figure 5. 28-Lead 50-mil Center Flatpack (0.490 x 0.74)

ORDERING INFORMATION

256KQL PROM: SMD



Notes:


1. Lead finish (A, C, or X) must be specified.

2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).

3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

4. Device types 07 and 08 available with total dose of 1E5 rads(Si) or 3E5 rads(Si).

256KQL PROM



Notes:

- 1. Lead finish (A,C, or X) must be specified.
- If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
 Military Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Radiation characteristics are neither tested nor guaranteed and may not be specified. 4. Prototype flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices have prototype assembly and are tested at 25°C only. Radiation
- characteristics are neither tested nor guaranteed and may not be specified. Lead finish is gold only.

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468 **INTERNATIONAL** Tel: 805-778-9229 Fax: 805-778-1980

SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 **WEST COAST** Tel: 949-362-2260 Fax: 949-362-2266 Tel: 603-888-3975 Fax: 603-888-4585 CENTRAL

Tel: 719-594-8017

Fax: 719-594-8468

NORTHEAST

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs, Inc. reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.

Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

