# DatasheetArchive.com

CMOS 8-BIT MICROCONTROLLER

TMP87PH40AN, TMP87PH40AF, TMP87PM40AN, TMP87PM40AF

The 87PH40A is a One-Time PROM microcontroller with low-power 128K bits (16K bytes) electrically programmable read only memory for the 87C840/CC40/CH40 system evaluation. The 87PM40A is a One-time PROM microcontroller with low-power 256K bits (32K bytes) electrically programmable read only memory for the 87CK40A/M40A system evaluation. The 87PH40A/PM40A are pin compatible with the 87C840/CC40/CH40/CK40A/CM40A. The operations possible with the 87C840/CC40/CH40/CK40A/CM40A can be performed by writing programs to PROM. The 87PH40A/PM40A can write and verify in the same way as the TC57256AD using an adaptor socket BM1136/BM1137 and an EPROM programmer.

PART No	OTP	RAM	PACKAGE	Adapter socket
TMP87PH40AN	16K × 8-bit	512 × 8-bit	SDIP64-P-750-1.78	BM1136
TMP87PH40AF			QFP64-P-1420-1.00A	BM1137
TMP87PM40AN	32K × 8-bit	1K × 8-bit	SDIP64-P-750-1.78	BM1136
TMP87PM40AF			QFP64-P-1420-1.00A	BM1137

PIN ASSIGNMENTS (TOP VIEW) - (1)

SDIP64-P-750-1.78

A8 / P70	1	64 — VDD / VCC
A9 / P71	2	63 — P67 (AIN7) / A7
A10 / P72	3	62 — P66 (AIN6) / A6
A11 / P73	4	61 — P65 (AIN5) / A5
A12 / P74	5	60 — P64 (AIN4) / A4
A13 / P75	6	59 — P63 (AIN3) / A3
A14 / P76	7	58 — P62 (AIN2) / A2
P77	8	57 — P61 (AIN1) / A1
D0 / P00	9	56 — P60 (AIN0) / A0
D1 / P01	10	55 — VAREF
D2 / P02	11	54 — VASS
D3 / P03	12	53 — P54
D4 / P04	13	52 — P53
D5 / P05	14	51 — P52 (PWM/PDO)
D6 / P06	15	50 — P51 (INT4/TC4)
D7 / P07	16	49 — P50 (INT3/TC3)
(INT0) P10	17	48 — P47 (SO2)
(INT1) P11	18	47 — P46 (SI2)
(INT2/TC1) P12	19	46 — P45 (SCK2)
CE / (DVO) P13	20	45 — P44 (SO1)
OE / (PPG) P14	21	44 — P43 (SI1)
(TC2) P15	22	43 — P42 (SCK1)
P16	23	42 — P41
P17	24	41 — P40
(INT5/STOP) P20	25	40 — P37
VPP / TEST	26	39 — P36
(XTIN) P21	27	38 — P35
(XTOUT) P22	28	37 — P34
RESET	29	36 — P33
XIN	30	35 — P32
XOUT	31	34 — P31
GND / VSS	32	33 — P30

SDIP64-P-750-1.78

TMP87PH40AN
TMP87PM40AN

PIN ASSIGNMENTS (TOP VIEW) - (2)

QFP64-P-1420-1.00A

QFP64-P-1420-1.00A

TMP87PH40AF
TMP87PM40AF

Top pins (51–33):
P61 (AIN1) / A1, P60 (AIN0) / A0, VAREF, VASS, P54, P53, P52 (PWM / PDO), P51 (INT4 / TC4), P50 (INT3 / TC3), P47 (SO2), P46 (SI2), P45 (SCK2), P44 (SO1), P43 (SI1), P42 (SCK1), P41, P40, P37, P36

Left side pins:
A2 / (AIN2) P62 — 52
A3 / (AIN3) P63 — 53
A4 / (AIN4) P64 — 54
A5 / (AIN5) P65 — 55
A6 / (AIN6) P66 — 56
A7 / (AIN7) P67 — 57
VCC / VDD — 58
A8 / P70 — 59
A9 / P71 — 60
A10 / P72 — 61
A11 / P73 — 62
A12 / P74 — 63
A13 / P75 — 64

Right side pins:
32 — P35
31 — P34
30 — P33
29 — P32
28 — P31
27 — P30
26 — VSS / GND
25 — XOUT
24 — XIN
23 — RESET
22 — P22(XTOUT)
21 — P21(XTIN)
20 — TEST / VPP

Bottom pins (1–19):
A14/P76, P77, D0/P00, D1/P01, D2/P02, D3/P03, D4/P04, D5/P05, D6/P06, D7/P07, P10 (INT0), P11 (INT1), P12 (INT2 / TC1), P13 (CE / DVO), P14 (OE / PPG), P15 (TC2), P16, P17, P20 (INT5 / STOP)

PIN FUNCTION

The 87PH40A/PM40A have two modes: MCU and PROM.

(1) MCU mode
      In this mode, the 87PH40A/PM40A are pin compatible with the 87C840/CC40/CH40/CK40A/CM40A (fix the TEST pin at low level).

(2) PROM mode

PIN NAME (PROM mode)	INPUT/OUTPUT	FUNCTIONS	PIN NAME (MCU mode)
A14 to A8	Input	PROM address inputs	P76 to P70
A7 to A0			P67 to P60
D7 to D0	I/O	PROM data input/outputs	P07 to P00
$\overline{CE}$	Input	Chip enable signal input (active low)	P13
$\overline{OE}$		Output enable signal input (active low)	P14
VPP	Power supply	+ 12.5V / 5V (Program supply voltage)	TEST
VCC		+ 5V	VDD
GND		0V	VSS
P37 to P30	I/O	Pull-up with resistance for input processing	
P47 to P40			
P54 to P50			
P11		PROM mode setting pins. Be fixed at high level.	
P21			
P77			
P17 to P15		PROM mode setting pins. Be fixed at low level.	
P12, P10			
P22, P20			
$\overline{RESET}$			
XIN	Input	Connect an 8MHz oscillator to stabilize the internal state.	
XOUT	Output		
VAREF	Power Supply	0V (GND)	
VASS			

OPERATIONAL DESCRIPTION

The following explains the 87PH40A/PM40A hardware configuration and operation. The configuration and functions of the 87PH40A are the same as those of the 87C840/CC40/CH40, 87PM40A are the same as those of the 87CK40A/CM40A, except in that a one-time PROM is used instead of an on-chip mask ROM.

The 87PH40A/PM40A are placed in the *single-clock* mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2). XTEN] instruction at the beginning of the program.

1. OPERATING MODE

The 87PH40A/PM40A have two modes: MCU and PROM.

1.1 MCU Mode

The MCU mode is activated by fixing the TEST / VPP pin at low level.

In the MCU mode, operation is the same as with the 87C840/CC40/CH40/CK40A/CM40A (the TEST / VPP pin cannot be used open because it has no built-in pull-down resistance).

1.1.1 Program Memory

The 87PH40A has a 16K × 8-bit (addresses $C000_H$-$FFFF_H$ in the MCU mode, addresses 4000_H-$7FFF_H$ in the PROM mode), the 87PM40A has a 32K × 8-bit (address 8000_H-$FFFF_H$ in the MCU mode, address 0000_H-$7FFF_H$ in the PROM mode) of program memory (OTP).

To use the 87PH40A/PM40A as the system evaluation for the 87C840/CC40/CH40/CK40A/CM40A, the program should be written to the program memory area as shown in Figure 1-1.

Figure 1-1.　Program Memory Area

> Note : Either write the data FFH to the unused area or set the PROM programmer to access only the program storage area.

1.1.2   Data Memory

The 87PH40A has an on-chip 512 × 8-bit data memory (static RAM). The 87PM40A has an on-chip 1K × 8-bit data memory (static RAM).

1.1.3   Input/Output Circuitry

(1)   Control pins
The control pins of the 87PH40A/PM40A are the same as those of the 87C840/CC40/CH40/CK40A /CM40A except that the TEST pin has is no built-in pull-down resistance.

Note :   The 87PH40/PM40 does not have a pull-down resistor for TEST pin.

Figure 1-2. TEST pin

(2)   I/O ports
The I/O circuitries of 87PH40A/PM40A I/O ports the are the same as the code A type I/O circuitries of the 87C840/CC40/CH40/CK40A/CM40A.
When using as an evaluator of other I/O codes (B, C, G), external pull-up resistors are required.


(a)   In the case of code **C, G**   (b)   In the case of code **B**

Figure 1-3. I/O Circuitry Code and External Circuitry

1.2   PROM Mode

The PROM mode is activated by setting the TEST, $\overline{\text{RESET}}$ pin and the ports P17-P10, P22-P20 and P77 as shown in Figure 1-4. The PROM mode is used to write and verify programs with a general-purpose PROM programmer. The high-speed programming mode can be used for program operation.

The 87PH40A/PM40A are not supported an *electric signature* mode, so the ROM type must be set to TC57256AD.

Set the adaptor socket switch to "P".

> *Note :   Please set the high-speed programing mode according to each manual of PROM programmer.*


Figure 1-4.   Setting for PROM Mode

1.2.1   Programming Flowchart (High-speed Programming Mode-I)

The high-speed programming mode is achieved by applying the program voltage (+ 12.5 V) to the Vpp pin when Vcc = 6 V. After the address and input data are stable, the data is programmed by applying a single 1ms program pulse to the $\overline{CE}$ input. The programmed data is verified. If incorrect, another 1ms program pulse is applied and then the programmed data is verified. This process should be repeated (up to 25 times) until the program operates correctly. Programming for one address is ended by applying additional program pulse with width 3 times that needed for initial programming (number of programmed times × 1 ms). After that, change the address and input data, and program as before. When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5 V.


Figure 1-5. Flowchart of High-speed Programming Mode - I

1.2.2 Programming Flowchart (High-speed Programming Mode-II)

The high-speed programming mode is achieved by applying the program voltage (+ 12.75 V) to the Vpp pin when Vcc = 6.25 V. After the address and input data are stable, the data is programmed by applying a single 0.1ms program pulse to the $\overline{CE}$ input. The programmed data is verified. If incorrect, another 0.1ms program pulse is applied and then the programmed data is verified. This process should be repeated (up to 25 times) until the program operates correctly. After that, change the address and input data, and program as before. When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5 V.


Figure 1-6. Flowchart of High-speed Programming Mode - II

1.2.3   Writing Method for General-purpose PROM Program

(1)   Adapters
     BM1136 : TMP87PH40AN, 87PM40AN
     BM1137 : TMP87PH40AF, 87PM40AF

(2)   Adapter setting
     Switch (SW1) is set to side N.

(3)   PROM programmer specifying
   i)   PROM type is specified to TC57256AD.
           Writing voltage：   12.5 V (high-speed program I mode)
                               12.75 V (high-speed program II mode)

   ii)   Data transfer (copy) (note 1)
         In TMP87PH40A, EPROM is within the addresses 4000 to 7FFFH. In TMP87PM40A, EPROM is within the address 0000 to 7FFFH. Data is required to be transferred (copied) to the addresses where it is possible to write. The program area in MCU mode and PROM mode is referred to "Program memory area" in figure 1-1.

         Ex. In the block transfer (copy) mode, executed as below.
         ROM capacity of 16KB : transferred addresses C000 to FFFFH to addresses 4000 to 7FFFH

   iii) Writing address is specified. (note 1)
         TMP87PH40A : Start address : 4000H   TMP87PM40A : Start address : 0000H
                       End address : 7FFFH   End address : 7FFFH

(4)   Writing
     Writing/Verifying is required to be executed in accordance with PROM programmer operating procedure.

Note 1 : In case of TMP87PH40A, the specifying method is referred to the PROM programmer description. The data in addresses 0000 to 3FFFH must be specified to FFH.
Note 2 : When MCU is set to an adapter or the adapter is set to PROM programmer, a position of pin 1 must be adjusted. If the setting is reversed, MCU, the adapter and PROM program is damaged.
Note 3 : TMP87PH40A, 87PM40A do not support the electric signature mode (hereinafter referred to as "signature"). If the signature is used in PROM program, a device is damaged due to applying 12V ± 0.5V to the address pin 9 (A9). The signature must not be used.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS		(V_{SS} = 0V)			

PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	V_{DD}		– 0.3 to 7	V
Program Voltage	V_{PP}		– 0.3 to 13.0	V
Input Voltage	V_{IN}		– 0.3 to V_{DD} + 0.3	V
Output Voltage	V_{OUT1}	Except sink open drain pin , but include P2 and $\overline{RESET}$	– 0.3 to V_{DD} + 0.3	V
	V_{OUT2}	Sink open drain pin except port P2, $\overline{RESET}$	– 0.3 to 10	
Output Current (Per 1 pin)	I_{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7	3.2	mA
	I_{OUT2}	Port P3	30	
Output Current (Total)	$\Sigma\ I_{OUT1}$	Ports P0, P1, P2, P4, P5, P6, P7	120	mA
	$\Sigma\ I_{OUT2}$	Port P3	120	
Power Dissipation [Topr = 70 °C]	PD	TMP87PH40AN/PM40AN	600	mW
		TMP87PH40AF/PM40AF	350	
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		– 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS			(V_{SS} = 0V, Topr = – 30 to 70 °C)				

PARAMETER	SYMBOL	PINS	CONDITIONS		Min.	Max.	UNIT
Supply Voltage	V_{DD}		fc = 8MHz	NORMAL1, 2 mode	4.5	6.0	V
				IDLE1, 2 mode			
			fc = 4.2MHz	NORMAL1, 2 mode	2.7		
				IDLE1, 2 mode			
			fs = 32.768kHz	SLOW mode			
				SLEEP mode			
				STOP mode	2.0		
Input High Voltage	V_{IH1}	Except hysteresis input	$V_{DD} \geqq 4.5V$		$V_{DD} \times 0.70$	V_{DD}	V
	V_{IH2}	Hysteresis input			$V_{DD} \times 0.75$		
	V_{IH3}		$V_{DD} < 4.5V$		$V_{DD} \times 0.90$		
Input Low Voltage	V_{IL1}	Except hysteresis input	$V_{DD} \geqq 4.5V$		0	$V_{DD} \times 0.30$	V
	V_{IL2}	Hysteresis input				$V_{DD} \times 0.25$	
	V_{IL3}		$V_{DD} < 4.5V$			$V_{DD} \times 0.10$	
Clock Frequency	fc	XIN, XOUT	V_{DD} = 4.5 to 6V		0.4	8.0	MHz
			V_{DD} = 2.7 to 6V			4.2	
	fs	XTIN, XTOUT			30.0	34.0	kHz
Note 1 : Clock frequency fc ; Supply voltage range is specified in NORMAL mode and IDLE mode.							

D.C. CHARACTERISTICS   (V_{SS} = 0V, Topr = − 30 to 70 °C)

PARAMETER	SYMBOL	PINS	CONDITIONS		Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V_{HS}	Hysteresis inputs	V_{DD} = 5.0V		—	0.9	—	V
Input Current	I_{IN1}	TEST	V_{DD} = 5.5V V_{IN} = 5.5V/0V		—	—	± 2	μA
	I_{IN2}	Open drain ports and tri-state ports						
	I_{IN3}	$\overline{RESET}$, $\overline{STOP}$						
Input Resistance	R_{IN2}	$\overline{RESET}$			100	220	450	kΩ
Output Leakage Current	I_{LO1}	Open drain ports	V_{DD} = 5.5V, VOUT = 5.5V		—	—	2	μA
	I_{LO2}	Tri-state ports	V_{DD} = 5.5V, VOUT = 5.5V/0V		—	—	± 2	
Output High Voltage	V_{OH2}	Tri-state ports	V_{DD} = 4.5V, I_{OH} = − 0.7mA		4.1	—	—	V
Output Low Voltage	V_{OL}	Except XOUT and port P3	V_{DD} = 4.5V, I_{OL} = 1.6mA		—	—	0.4	V
Output Low Current	I_{OL3}	Port P3	V_{DD} = 4.5V, V_{OL} = 1.0V		—	20	—	mA
Supply Current in NORMAL 1 , 2 mode	I_{DD}		V_{DD} = 5.5V fc = 8 MHz	87PH40A	—	9	14	mA
				87PM40A	—	12	18	
Supply Current in IDLE 1, 2 mode			fs = 32.768 kHz V_{IN} = 5.3V/0 .2V	87PH40A	—	4	6	mA
				87PM40A	—	4.5		
Supply Current in SLOW mode			V_{DD} = 3.0V fs = 32.768 kHz V_{IN} = 2.8V/0 .2V		—	30	60	μA
Supply Current in SLEEP mode					—	15	30	μA
Supply Current in STOP mode			V_{DD} = 5.5V V_{IN} = 5.3V/0 .2V		—	0.5	10	μA

Note1 : Typical values show those at Topr = 25 ℃.

Note 2 : Input Current I_{IN1}, I_{IN3}; The current through pull-up or pull-down resistor is not included.

Note 3 : IDD ; Except for I_{REF}

A / D CONVERSION CHARACTERISTICS   (V_{SS} = 0V, V_{DD} = 2.7 to 5.5V, Topr = − 30 to 70 °C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Analog Reference Voltage	V_{AREF}	V_{AREF} − V_{ASS} ≧ 2.5 V	2.7	—	V_{DD}	V
	V_{ASS}		V_{SS}	—	1.5	
Analog Input Voltage	V_{AIN}		V_{ASS}	—	V_{AREF}	V
Analog Supply Current	I_{REF}	V_{AREF} = 5.5 V, V_{ASS} = 0.0 V	—	0.5	1.0	mA
Nonlinearity Error		V_{DD} = 5.0 V, V_{SS} = 0.0 V V_{AREF} = 5.000 V V_{ASS} = 0.000 V or V_{DD} = 2.7 V, V_{SS} = 0.0 V V_{AREF} = 2.700 V V_{ASS} = 0.000 V	—	—	± 1	LSB
Zero Point Error			—	—	± 1	
Full Scale Error			—	—	± 1	
Total Error			—	—	± 2	

Note : The above errors has no quantizing error.

A.C. CHARACTERISTICS   ($V_{SS} = 0V$, $V_{DD} = 4.5$ to $6.0V$, Topr $= -30$ to $70\,°C$)

| PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Machine Cycle Time	t_{cy}	In NORMAL1, 2 modes	0.5	–	10	μs
		In IDLE1, 2 modes				
		In SLOW mode	117.6	–	133.3	
		In SLEEP mode				
High Level Clock Pulse Width	t_{WCH}	For external clock operation (XIN input), fc = 8 MHz	62.5	–	–	ns
Low Level Clock Pulse Width	t_{WCL}					
High Level Clock Pulse Width	t_{WSH}	For external clock operation (XTIN input), fs = 32.768 kHz	14.7	–	–	μs
Low Level Clock Pulse Width	t_{WSL}					

RECOMMENDED OSCILLATING CONDITIONS   ($V_{SS} = 0V$, $V_{DD} = 4.5$ to $6.0V$, Topr $= -30$ to $70\,°C$)

PARAMETER	Oscillator	Oscillation Frequency	Recommended Oscillator		Recommended Constant	
					C_1	C_2
High-frequency Oscillation	Ceramic Resonator	8 MHz	KYOCERA	KBR8.0M	30pF	30pF
		4 MHz	KYOCERA	KBR4.0MS		
			MURATA	CSA4.00MG		
	Crystal Oscillator	8 MHz	TOYOCOM	210B 8.0000	20pF	20pF
		4 MHz	TOYOCOM	204B 4.0000		
Low-frequency Oscillation	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15pF	15pF

(1) High-frequency Oscillation


(2) Low-frequency Oscillation

Note :   When used in high electric field such as a picture tube, the package is recommended to be electrically shielded to maintain a regular operation.

| D.C./A.C. CHARACTERISTICS (PROM mode) | ($V_{SS} = 0V$)

(1) Read Operation (Topr = −30 to 70 °C)

| PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Input High Voltage	V_{IH4}		$V_{CC} \times 0.7$	–	V_{CC}	V
Input Low Voltage	V_{IL4}		0	–	$V_{CC} \times 0.12$	V
Power Supply Voltage	V_{CC}		4.75	5.00	5.25	V
Program Power Supply Voltage	V_{PP}		$V_{CC} - 0.6$	V_{CC}	$V_{CC} + 0.6$	
Address Access Time	t_{ACC}	$V_{CC} = 5.0 \pm 0.25V$	–	1.5tcyc + 300	–	ns

Note : tcyc = 500 ns at 8 MHz

TIMING WAVEFORMS OF READ OPERATION

(2) PROGRAM OPERATION (High-Speed Write Mode - I) (Topr = 25 ± 5 °C)

| PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Input High Voltage	V_{IH4}		$V_{CC} \times 0.7$	–	V_{CC}	V
Input Low Voltage	V_{IL4}		0	–	$V_{CC} \times 0.12$	V
Power Supply Voltage	V_{CC}		5.75	6.0	6.25	V
Program Power Supply Voltage	V_{PP}		12.0	12.5	13.0	V
Initial Program Pulse Width	t_{PW}	$V_{CC} = 6.0 \ V \pm 0.25 \ V,$ $V_{PP} = 12.5 \pm 0.25 \ V$	0.95	1.0	1.05	ms

TIMING WAVEFORMS OF PROGRAMMING OPERATION

Note 1 :   When V_{cc} power supply is turned on or after, V_{pp} must be increased.
           When V_{cc} power supply is turned off or before, V_{pp} must be decreased.
Note 2 :   The device must not be set to the EPROM programmer or picked up from it under applying
           the program voltage (12.5V ± 0.5V) to the V_{pp} pin as the device is damaged.
Note 3 :   Be sure to execute the recommended programing mode with the recommended
           programing adaptor. If a mode or an adaptor except the above, the misoperation
           sometimes occurs.

(3) PROGRAM OPERATION (High speed write mode - II) (Topr = 25 ± 5 °C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Input High Voltage	V_{IH4}		$V_{CC} \times 0.7$	–	V_{CC}	V
Input Low Voltage	V_{IL4}		0	–	$V_{CC} \times 0.12$	V
Supply Voltage	V_{CC}		6.00	6.25	6.50	V
Program Supply Voltage	V_{PP}		12.50	12.75	13.0	V
Initial Program Pulse Width	t_{PW}	$V_{CC} = 6.25\ V \pm 0.25\ V,$ $V_{PP} = 12.75\ V \pm 0.25\ V$	0.095	0.1	0.105	ms

Note: DO ; Data output (I0 to I7)
         DI ; Data input (I0 to I7)

Note 1 :   When V_{cc} power supply is turned on or after, V_{pp} must be increased.
           When V_{cc} power supply is turned off or before, V_{pp} must be decreased.
Note 2 :   The device must not be set to the **EPROM** programmer or picked up from it under applying the
           program voltage (12.75V ± 0.25V) to the V_{pp} pin as the device is damaged.
Note 3 :   Be sure to execute the recommended programing mode with the recommended programing
           adaptor. If a mode or an adaptor except the above, the misoperation sometimes occurs.