## 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash

SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040



Data Sheet

### **FEATURES:**

- Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8
- Single Voltage Read and Write Operations
  - 3.0-3.6V for SST39LF512/010/020/040
  - 2.7-3.6V for SST39VF512/010/020/040
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 10 mA (typical)
  - Standby Current: 10 μA (typical)
- Sector-Erase Capability
  - Uniform 4 KByte sectors
- Fast Read Access Time:
  - 45 ns for SST39LF512/010
  - 55 ns for SST39LF020/040
  - 70 and 90 ns for SST39VF512/010/020/040
- Latched Address and Data

## Fast Erase and Byte-Program:

- Sector-Erase Time:18 ms typical
- Chip-Erase Time: 70 ms typical
- Byte-Program Time: 14 μs typical
- Chip Rewrite Time:
  - 1 second typical for SST39LF/VF512
  - 2 seconds typical for SST39LF/VF010
  - 4 seconds typical for SST39LF/VF020
  - 8 seconds typical for SST39LF/VF040
- Automatic Write Timing
  - Internal VPP Generation
- End-of-Write Detection
  - Toggle Bit
  - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pinouts and command sets
- Packages Available
  - 32-Pin PLCC
  - 32-Pin TSOP (8mm x14mm)

### **PRODUCT DESCRIPTION**

The SST39LF512/010/020/040 and SST39VF512/010/020/040 are 64K x8, 128K x8, 256K x8 and 5124K x8 CMOS Multi-Purpose Flash (MPF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39LF512/010/020/040 devices write (Program or Erase) with a 3.0-3.6V power supply. The SST39VF512/010/020/040 devices write with a 2.7-3.6V power supply. The devices conform to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide a maximum Byte-Program time of 20 µsec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, they are offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications,

they significantly improves performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet surface mount requirements, the SST39LF512/010/020/040 and SST39VF512/010/020/040 devices are offered in 32-pin TSOP and 32-pin PLCC packages. See Figures 1 and 2 for pinouts.

### **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences.



**Data Sheet** 

A command is written by asserting WE#low while keeping CE#low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

### Read

The Read operation of the SST39LF512/010/020/040 and SST39VF512/010/020/040 device is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 3).

## **Byte-Program Operation**

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 are programmed on a byte-by-byte basis. The Program operation consists of three steps. The first step is the three-byte-load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 µs. See Figures 4 and 5 for WE# and CE# controlled Program operation timing diagrams and Figure 14 for flowcharts. During the Program operation, the only valid reads are Data#Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will beignored.

### **Sector-Erase Operation**

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte-command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 8 for timing waveforms. Any commands written during the Sector-Erase operation will be ignored.

### **Chip-Erase Operation**

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1's" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte Software Data Protection command sequence with Chip-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 9 for timing diagram, and Figure 17 for the flowchart. Any commands written during the Chip-Erase operation will be ignored.

## Write Operation Status Detection

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

### Data# Polling (DQ7)

When the SST39LF512/010/020/040 and SST39VF512/010/020/040 are in the internal Program operation, any attempt to read DQ $_7$  will produce the complement of the true data. Once the Program operation is completed, DQ $_7$  will produce true data. The device is then ready for the next operation. During internal Erase operation, any attempt to read DQ $_7$  will produce a '0'. Once the internal Erase operation is completed, DQ $_7$  will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 6 for Data# Polling timing diagram and Figure 15 for a flowchart.



**Data Sheet** 

## Toggle Bit (DQ<sub>6</sub>)

During the internal Program or Erase operation, any consecutive attempts to read DQ $_6$  will produce alternating 0's and 1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Toggle Bit timing diagram and Figure 15 for a flowchart.

### **Data Protection**

The SST39LF512/010/020/040 and SST39VF512/010/020/040 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

 $V_{DD}$  <u>Power Up/Down Detection</u>: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

Write Inhibit Mode: Forcing OE#low, CE#high, or WE#high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

## **Software Data Protection (SDP)**

The SST39LF512/010/020/040 and SST39VF512/010/020/040 provide the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three byte sequence. The three byte-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six byte load sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command

codes. During SDP command sequence, invalid commands will abort the device to read mode, within  $T_{RC}$ .

### **Product Identification**

The Product Identification mode identifies the devices as the SST39LF/VF512, SST39LF/VF010, SST39LF/VF020 and SST39LF/VF040 and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware operation is typically used by a programmer to identify the correct algorithm for these devices. Users may wish to use the Software Product Identification operation to identify the part (i.e., using the device code) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for software operation, Figure 10 for the Software ID Entry and Read timing diagram and Figure 16 for the Software ID entry command sequence flowchart.


TABLE 1: PRODUCT IDENTIFICATION TABLE

	Address	Data
Manufacturer's ID	0000H	BF H
Device ID		
SST39LF/VF512	0001H	D4 H
SST39LF/VF010	0001H	D5 H
SST39LF/VF020	0001H	D6 H
SST39LF/VF040	0001H	D7 H


395 PGM T1.1


## Product Identification Mode Exit/Reset

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. Please note that the Software ID Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 11 for timing waveform and Figure 16 for a flowchart.











**Data Sheet** 

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A <sub>MS</sub> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Sector-Erase A <sub>MS</sub> -A <sub>12</sub> address lines will select the sector.
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
$V_{DD}$	Power Supply	To provide power supply voltage: 3.0-3.6V for SST39LF512/010/020/040 2.7-3.6V for SST39VF512/010/020/040
Vss	Ground	
NC	No Connection	Unconnected Pins

**Note:** A<sub>MS</sub> = Most significant address

395 PGMT2.0

 $A_{MS} = A_{15} \ for \ \dot{S}ST39LF/VF512, \ A_{16} \ for \ SST39LF/VF010, \ A_{17} \ for \ SST39LF/VF020 \ and \ A_{18} \ for \ SST39LF/VF040 \ and \ A_{18} \ and \ A_{18} \ for \ SST39LF/VF040 \ and \ A_{18} \ for \ SST39LF/VF040$ 

Table 3: Operation Modes Selection

Mode	CE#	OE#	WE#	A9	DQ	Address
Read	VIL	VIL	V <sub>IH</sub>	A <sub>IN</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Program	VIL	ViH	VIL	$A_{IN}$	D <sub>IN</sub>	Ain
Erase	VIL	ViH	VIL	Х	X	Sector address, XXh for Chip-Erase
Standby	V <sub>IH</sub>	X	X	Χ	High Z	X
Write Inhibit	X	V <sub>IL</sub>	X V <sub>IH</sub>	X X	High Z/D <sub>OUT</sub> High Z/D <sub>OUT</sub>	X X
Product Identification Hardware Mode	VIL	VIL	ViH	Vн	Manufacturer's ID (BF) Device ID <sup>1</sup>	$A_{MS}^2 - A_1 = V_{IL}, A_0 = V_{IL}$ $A_{MS}^2 - A_1 = V_{IL}, A_0 = V_{IH}$
Software Mode	VIL	VIL	VIH	AIN		See Table 4

Notes:1. Device ID = D4 for SST39LF/VF512, D5 for SST39LF/VF010, D6 for SST39LF/VF020 and D7 for SST39LF/VF040

395 PGM T3.1

 $A_{MS} = A_{15} \text{ for SST39LF/VF512}, \ A_{16} \text{ for SST39LF/VF010}, \ A_{17} \text{ for SST39LF/VF020} \text{ and } A_{18} \text{ for SST39LF/VF040}$ 

<sup>2.</sup> A<sub>MS</sub> = Most significant address



**Data Sheet** 

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st B Write C		2nd E Write C		3rd E Write (		4th E Write (		5th E Write 0		6th B Write 0	
	Addr <sup>1</sup>	Data	Addr <sup>1</sup>	Data								
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA <sup>3</sup>	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA <sub>x</sub> <sup>2</sup>	30H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit	XXH	F0H										
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

Notes:

395 PGMT4.0

1. Address format A<sub>14</sub>-A<sub>0</sub> (Hex).

Address A<sub>15</sub> is "Don't Care" for the Command sequence for SST39LF/VF512.

Address A<sub>15</sub> and A<sub>16</sub> are "Don't Care" for the Command sequence for SST39LF/VF010.

Address A<sub>15</sub>, A<sub>16</sub> and A<sub>17</sub> are "Don't Care" for the Command sequence for SST39LF/VF020.

Address A<sub>15</sub>, A<sub>16</sub>, A<sub>17</sub> and A<sub>18</sub> are "Don't Care" for the Command sequence for SST39LF/VF040.

2.  $SA_X$  for Sector-Erase; uses  $A_{MS}$ - $A_{12}$  address lines

A<sub>MS</sub> = Most significant address

A<sub>MS</sub> = A<sub>15</sub> for SST39LF/VF512, A<sub>16</sub> for SST39LF/VF010, A<sub>17</sub> for SST39LF/VF020 and A<sub>18</sub> for SST39LF/VF040

- 3. BA = Program Byte address
- 4. Both Software ID Exit operations are equivalent
- 5. With  $A_{MS}$  - $A_1$  =0; SST Manufacturer's ID = BFH, is read with  $A_0$  = 0,

SST39LF/VF512 Device ID = D4H, is read with  $A_0 = 1$ .

SST39LF/VF010 Device ID = D5H, is read with  $A_0 = 1$ .

SST39LF/VF020 Device ID = D6H, is read with  $A_0 = 1$ .

SST39LF/VF040 Device ID = D7H, is read with  $A_0 = 1$ .

A<sub>MS</sub> = Most significant address

 $A_{MS} = A_{15}$  for SST39LF/VF512,  $A_{16}$  for SST39LF/VF010,  $A_{17}$  for SST39LF/VF020 and  $A_{18}$  for SST39LF/VF040

6. The device does not remain in Software Product ID Mode if powered down.

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Storage Temperature $.65^{\circ}\text{C to} + 150^{\circ}\text{C}$ D. C. Voltage on Any Pin to Ground Potential $.0.5\text{V to V}_{DD} + 0.5\text{V}$ Transient Voltage (<20 ns) on Any Pin to Ground Potential $.1.0\text{V to V}_{DD} + 1.0\text{V}$ Voltage on A <sub>9</sub> Pin to Ground Potential $.0.5\text{V to} + 1.0\text{V}$ Package Power Dissipation Capability (Ta = 25°C) $.0.5\text{V to} + 1.0\text{V}$ Through Hole Lead Soldering Temperature (10 Seconds) $.0.5\text{V}$ Surface Mount Lead Soldering Temperature (3 Seconds) $.0.5\text{V}$	Temperature Under Bias	55°C to +125°C
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Storage Temperature	65°C to +150°C
$Voltage \ on \ A_9 \ Pin \ to \ Ground \ Potential \0.5V \ to \ 13.2V \\ Package \ Power \ Dissipation \ Capability \ (Ta = 25^{\circ}C) \ \ 1.0W \\ Through \ Hole \ Lead \ Soldering \ Temperature \ (10 \ Seconds) \ 300^{\circ}C \\ Surface \ Mount \ Lead \ Soldering \ Temperature \ (3 \ Seconds) \ 240^{\circ}C$	D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>DD</sub> + 0.5V
Package Power Dissipation Capability (Ta = 25°C)	Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> + 1.0V
Through Hole Lead Soldering Temperature (10 Seconds)	Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 13.2V
Surface Mount Lead Soldering Temperature (3 Seconds)	Package Power Dissipation Capability (Ta = 25°C)	1.0W
	Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Output Object Circuit Output 1	Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Snort Circuit Current' 50 mA	Output Short Circuit Current <sup>1</sup>	50 mA

Note: 1. Outputs shorted for no more than one second. No more than one output shorted at a time.

### OPERATING RANGE FOR SST39LF512/010/020/040

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0 °C to +70 °C	3.0-3.6V

## OPERATING RANGE FOR SST39VF512/010/020/040

Range	Ambient Temp	$V_{DD}$
Commercial	0 °C to +70 °C	2.7-3.6V
Industrial	-40 °C to +85 °C	2.7-3.6V

### AC CONDITIONS OF TEST

Input Rise/Fall Time5 ns
Output Load
$C_L = 30 \text{ pF for SST39LF512/010/020/040}$
C <sub>L</sub> = 100 pF for SST39VF512/010/020/040
See Figures 12 and 13



**Data Sheet** 

TABLE 5: DC OPERATING CHARACTERISTICS

## VDD = 3.0-3.6V FOR SST39LF512/010/020/040 AND 2.7-3.6V FOR SST39VF512/010/020/040

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current Read		20	mA	CE#=OE#= $V_{IL}$ ,WE#= $V_{IH}$ , all I/Os open, Address input = $V_{IL}$ / $V_{IH}$ , at f=1/ $T_{RC}$ Min., $V_{DD}$ = $V_{DD}$ Max
	Write		20	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max.
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		15	μA	CE#=V <sub>IHC</sub> , V <sub>DD</sub> = V <sub>DD</sub> Max.
ILI	Input Leakage Current		1	μA	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max.
I <sub>LO</sub>	Output Leakage Current		1	μA	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max.
V <sub>IL</sub>	Input Low Voltage		0.8	V	$V_{DD} = V_{DD}$ Min.
V <sub>IH</sub>	Input High Voltage	$0.7V_{DD}$		V	$V_{DD} = V_{DD} Max.$
VIHC	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	$V_{DD} = V_{DD} Max.$
VoL	Output Low Voltage		0.2	V	$I_{OL} = 100 \mu A$ , $V_{DD} = V_{DD} Min$ .
VoH	Output High Voltage	V <sub>DD</sub> -0.2		V	$I_{OH} = -100\mu A$ , $V_{DD} = V_{DD}$ Min.
VH	Supervoltage for A <sub>9</sub> pin	11.4	12.6	V	CE# = OE# =V <sub>IL</sub> , WE# = V <sub>IH</sub>
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub> pin		200	μA	$CE\# = OE\# = V_{IL}$ , $WE\# = V_{IH}$ , $A_9 = V_H$ Max.

395 PGMT5.0

## TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> 1	Power-up to Read Operation	100	μs
I PU-WRITE'	Power-up to Write Operation	100	μs

395 PGM T6.0

TABLE 7: CAPACITANCE (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	V <sub>IN</sub> = 0V	6 pF

Note: 1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

### TABLE 8: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
V <sub>ZAP</sub> _HBM <sup>1</sup>	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
V <sub>ZAP_MM</sub> <sup>1</sup>	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

Note: 1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 

### **ACCHARACTERISTICS**

TABLE 9: READ CYCLE TIMING PARAMETERS VDD = 3.0-3.6V FOR SST39LF512/010/020/040 AND 2.7-3.6V FOR SST39VF512/010/020/040

			F512-45 F010-45		.F020-55 .F040-55	SST39VF512-70 SST39VF010-70 SST39VF020-70 SST39VF040-70		SST39VF010-90 SST39VF020-90		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	45		55		70		90		ns
T <sub>CE</sub>	Chip Enable Access Time		45		55		70		90	ns
TAA	Address Access Time		45		55		70		90	ns
T <sub>OE</sub>	Output Enable Access Time		30		30		35		45	ns
T <sub>CLZ</sub> <sup>1</sup>	CE# Low to Active Output	0		0		0		0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		0		0		0		ns
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		15		15		25		30	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		15		15		25		30	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		0		0		0		ns

Note: 1. This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

Table 10: Program/Erase Cycle Timing Parameters


Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Byte-Program Time		20	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub>	WE# Pulse Width High	30		ns
T <sub>CPH</sub>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	40		ns
T <sub>DH</sub>	Data Hold Time	0		ns
T <sub>IDA</sub>	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		100	ms

Note: 1. This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.



395 II I F04 0

**Data Sheet** 



 $A_{MS} = A_{15}$  for SST39LF/VF512,  $A_{16}$  for SST39LF/VF010,

A<sub>17</sub> for SST39LF/VF020 and A<sub>18</sub> for SST39LF/VF040

FIGURE 3: READ CYCLE TIMING DIAGRAM

INTERNAL PROGRAM OPERATION STARTS  $T_{\mathsf{BP}}$ ADDRESS A<sub>MS-0</sub> 5555 2AAA 5555 **ADDR**  $\sqrt{XXXXX}$  $\chi \chi_{\Lambda}$  $\mathsf{T}_{\mathsf{AH}}$ ←T<sub>DH</sub>  $\mathsf{T}_{\mathsf{WP}}$ N Ŋ WE#  $T_{DS}$ OE# ТСҢ CE# DQ7-0 AΑ 55 DATA A0

**BYTE** 

(ADDR/DATA)

Note:  $A_{MS}$  = Most significant address  $A_{MS}$  =  $A_{15}$  for SST39LF/VF512,  $A_{16}$  for SST39LF/VF010,  $A_{17}$  for SST39LF/VF020 and  $A_{18}$  for SST39LF/VF040

SW1


SW2

FIGURE 4: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM

SW0



**Data Sheet** 



 $\mbox{A}_{17}$  for SST39LF/VF020 and  $\mbox{ A}_{18}$  for SST39LF/VF040

FIGURE 5: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 6: DATA# POLLING TIMING DIAGRAM



**Data Sheet** 





FIGURE 7: TOGGLE BIT TIMING DIAGRAM



Note: This device also supports CE# controlled Sector-Erase operation. The WE# and CE# signals are interchageable as long as minmum timings are met. (See Table 10)

SA<sub>X</sub> = Sector Address


 $A_{MS}$  = Most significant address

 $A_{MS} = A_{15}$  for SST39LF/VF512,  $A_{16}$  for SST39LF/VF010,  $A_{17}$  for SST39LF/VF020 and  $A_{18}$  for SST39LF/VF040

FIGURE 8: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



**Data Sheet** 




Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minmum timings are met. (See Table 10)

A<sub>MS</sub> = Most significant address

AMS = A<sub>15</sub> for SST39LF/VF512, A<sub>16</sub> for SST39LF/VF010, A<sub>17</sub> for SST39LF/VF020 and A<sub>18</sub> for SST39LF/VF040

FIGURE 9: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM



 $Note: \ \ Device\ ID = D4\ for\ SST39LF/VF512,\ D5\ for\ SST39LF/VF010,\ D6\ for\ SST39LF/VF020\ and\ D7\ for\ SST39LF/VF040.$ 

FIGURE 10: SOFTWARE ID ENTRY AND READ






FIGURE 11: SOFTWARE ID EXIT AND RESET






FIGURE 12: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 13: A TEST LOAD EXAMPLE






FIGURE 14: BYTE-PROGRAM ALGORITHM






FIGURE 15: WAIT OPTIONS






FIGURE 16: SOFTWARE ID COMMAND FLOWCHARTS







FIGURE 17: ERASE COMMAND SEQUENCE







**Data Sheet** 

### SST39LF512 Valid combinations

SST39LF512-45-4C-WH SST39LF512-45-4C-NH

### SST39VF512 Valid combinations

SST39VF512-70-4C-NH SST39VF512-70-4C-NH SST39VF512-90-4C-NH

SST39VF512-90-4C-U4

SST39VF512-70-4I-WH SST39VF512-70-4I-NH SST39VF512-90-4I-NH

### SST39LF010 Valid combinations

SST39LF010-45-4C-WH SST39LF010-45-4C-NH

### SST39VF010 Valid combinations

SST39VF010-70-4C-WH SST39VF010-70-4C-NH SST39VF010-90-4C-NH SST39VF010-90-4C-U4 SST39VF010-70-4I-WH SST39VF010-70-4I-NH

SST39VF010-90-4I-WH SST39VF010-90-4I-NH

SST39LF020-55-4C-WH SST39LF020-55-4C-NH

### SST39VF020 Valid combinations

SST39LF020 Valid combinations

SST39VF020-70-4C-WH SST39VF020-70-4C-NH SST39VF020-90-4C-NH SST39VF020-90-4C-NH SST39VF020-70-4I-NH SST39VF020-70-4I-NH SST39VF020-90-4I-NH SST39VF020-90-4I-NH

### SST39LF040 Valid combinations

SST39LF040-55-4C-WH SST39LF040-55-4C-NH

### SST39VF040 Valid combinations

SST39VF040-70-4C-WH SST39VF040-90-4C-NH SST39VF040-90-4C-NH

SST39VF040-90-4C-U1


SST39VF040-70-4I-WH SST39VF040-70-4I-NH SST39VF040-90-4I-WH SST39VF040-90-4I-NH

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



**Data Sheet** 

### **PACKAGING DIAGRAMS**




32-PIN PLASTIC LEAD CHIP CARRIER (PLCC)

SST PACKAGE CODE: NH



**Data Sheet** 



32-Pin Thin Small Outline Package (TSOP) 8mm x 14mm

SST Package Code: WH