

Request For Quotation

Order the parts you need from our real-time inventory database. Simply complete a request for quotation form with your part information and a sales representative will respond to you with price and availability.

[Request For Quotation](#)

Your free datasheet starts on the next page.

More datasheets and data books are available from our homepage: <http://www.datasheetarchive.com>

MOS Memories**FUJITSU**

■ **MBM27C256A-20-W**
MBM27C256A-25-W

CMOS 32,768 x 8-Bit UV Erasable
 and Electrically Programmable
 Read Only Memory

Description


The Fujitsu MBM27C256A-W is a high speed 262,144-bits UV erasable and electrically reprogrammable read only memory (EPROM) with CMOS technology. It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-pad Leadless Chip Carrier (LCC) are used to package the MBM27C256A-W. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.


The MBM27C256A-W is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 32,768 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

Features

- Wide temperature range: -55°C to +125°C
- CMOS Power Consumption: 550 μ W max. (Standby) 41 mW/MHz (Active)
- 32,768 words by 8-bits organization, fully decoded
- Simple programming requirements
- Single location programming
- High speed programming algorithm (typically two 1 ms pulses)
- No clock required (fully static operation)
- Programming voltage: 12.5V
- Single +5V supply, $\pm 10\%$
- TTL compatible inputs and outputs
- 3-state output with OR-tie capability
- Output Enable (\overline{OE}) pin for simplified memory expansion
- Fast access time: MBM27C256A-20-W 200 ns max. MBM27C256A-25-W 250 ns max.
- Single +5V operation
- Standard 28-pin DIP package/32-pad LCC





**Ceramic Package
 DIP-28C-C01**



**Leadless Chip Carrier
 LCC-32C-A01**

MBM27C256A-20-W
MBM27C256A-25-W

MBM27C256A Block Diagram and Pin Assignments



Absolute Maximum Ratings
 (See Note)

Parameter	Symbol	Value	Unit
Temperature under bias	T _{BIAS}	-65 to +125	°C
Storage temperature	T _{STG}	-65 to +150	°C
Inputs/outputs with respect to GND	V _{IN} , V _{OUT}	-0.6 to +7	V
Voltage on A ₉ with respect to GND	V _{A9}	-0.6 to +13.5	V
V _{pp} with respect to GND	V _{pp}	-0.6 to +14	V
V _{CC} with respect to GND	V _{CC}	-0.6 to +7	V

Note:
 Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MBM27C256A-20-W
MBM27C256A-25-W

Functions and Pin Connections

Function (Pin No.)	Address Input (2~10, 21, 23~27)	A ₀ (24)	Data I/O (11~13, 15~19)	\bar{E} (20)	\bar{OE} (22)	V _{CC} (28)	V _{PP} (1)	GND (14)
Mode								
Read	A _{IN}	A _{IN}	OUT	V _{IL}	V _{IL}	+5V	+5V	GND
Output disable	A _{IN}	A _{IN}	High Z	V _{IL}	V _{IH}	+5V	+5V	GND
Stand by	Don't care	Don't care	High Z	V _{IH}	Don't care	+5V	+5V	GND
Program	A _{IN}	A _{IN}	IN	V _{IL}	V _{IH}	+6V	+12.5V	GND
Program verify	A _{IN}	A _{IN}	OUT	V _{IL}	V _{IL}	+6V	+12.5V	GND
Program inhibit	Don't care	Don't care	High Z	V _{IH}	Don't care	+6V	+12.5V	GND
Electronic signature	A _{IN}	+12V	Code	V _{IL}	V _{IL}	+5V	+5V	GND

Recommended Operating Conditions
 (Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit	Operating Temperature
V _{CC} supply voltage (1)	V _{CC}	4.5	5.0	5.5	V	-55°C to +125°C
V _{PP} supply voltage	V _{PP}	V _{CC} -0.6		V _{CC} +0.6	V	
Input high voltage	V _{IH}	2.0		V _{CC} +0.3	V	
Input low voltage	V _{IL}	-0.1		0.8	V	

Note:

1. V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

Capacitance
 (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit
Input capacitance (V _{IN} = 0V)	C _{IN}		4	6	pF
Output capacitance (V _{OUT} = 0V)	C _{OUT}		8	12	pF

DC Characteristics
 (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Input load current (V _{IN} = 5.5V)	I _{LI}			10	μA
Output leakage current (V _{OUT} = 5.5V)	I _{LO}			10	μA
V _{PP} supply current	I _{PP}		1	100	μA
V _{CC} standby current (\bar{E} = V _{IH})	I _{SB1}			1	mA
V _{CC} standby current (\bar{E} = V _{CC} -0.3V to V _{CC} +0.3V, I _{OUT} = 0 mA)	I _{SB2}		1	100	μA
V _{CC} active current (\bar{E} = V _{IL})	I _{CC1}			30	mA
V _{CC} operation current (f = 4 MHz, I _{OUT} = 0 mA)	I _{CC2}			30	mA
Output low voltage (I _{OL} = 2.1 mA)	V _{OL}			0.45	V
Output high voltage (I _{OH} = -400 μA)	V _{OH1}	2.4			V
Output high voltage (I _{OH} = -100 μA)	V _{OH2}	V _{CC} -0.7			V

FUJITSU

MBM27C256A-20-W
MBM27C256A-25-W


AC Characteristics
 (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MBM27C256A-20		MBM27C256A-25		Unit
		Min	Max	Min	Max	
Address access time (1) ($\bar{E} = \bar{OE} = V_{IL}$)	t_{ACC}		200		250	ns
\bar{E} to output valid ($\bar{OE} = V_{IL}$)	t_E		200		250	ns
\bar{OE} to output valid ($\bar{E} = V_{IL}$) (1)	t_{OE}		75		100	ns
\bar{OE} , \bar{E} high to output float (2,3)	t_{DF}	0	60	0	60	ns
Address to output hold (3)	t_{OH}	0		0		ns

Notes:

1. \bar{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the following edge of \bar{E} without impact on t_{ACC} .
2. t_{DF} is specified from \bar{OE} , \bar{E} , whichever occurs first. Output float is defined as the point where data is no longer driven.
3. Sampling, not 100% tested.


Operation Timing Diagram



C256-6

AC Test Conditions
 (Including programming)

Input Pulse Levels: 0.45V to 2.4V
 Input Rise and Fall Time: ≤ 20 ns
 Timing Measurement Reference Levels: 1.0V and 2.0V for inputs
 0.8V and 2.0V for outputs
 Output Load: 1 TTL gate and $C_L = 100$ pF



C256-7

MBM27C256A-20-W
MBM27C256A-25-W

Programming/Erasing Information

Memory Cell Description

The MBM27C256A-W is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate as shown in Memory Cell diagram. The top gate is connected to the row decoder, while the floating gate is used for charge storage.

The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold as shown in Memory Cell Threshold Shift diagram. In the initial state, the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{TH0}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line as shown in Memory Cell Threshold Shift diagram.

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27C256A-W has all 262,144-bits in the "1", or high, state. "0"s are loaded into the MBM27C256A-W through the procedure of programming.

The MBM27C256A-W is programmed with a fast programming algorithm designed by Fujitsu called Quick Pro™. The programming mode is entered when +12.5V and +6V are applied to the V_{PP} pin and V_{CC} pin respectively, and \bar{E} and \bar{OE} are at V_{IH} . A 0.1 μ F capacitor between V_{PP} and GND is needed to prevent excessive voltage transients, which could damage the de-


vice. The address to be programmed is applied to the proper address pins. The 8-bit pattern is placed on the respective output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a sequence of single TTL low-level pulses are applied to the \bar{E} pin followed by an additional pulse to the \bar{E} pin to accomplish the programming.

Procedure of Quick Pro™ (Refer to the attached flow chart.)

- 1) Input the start address (start address = G).
- 2) Set $V_{CC} = 6V$, $V_{PP} = 12.5V$ and $\bar{E} = V_{IH}$.
- 3) Clear the programming pulse counter ($X \leftarrow 0$).
- 4) Input data to respective pins.
- 5) Apply ONE programming pulse ($t_{pw} = 1$ ms Typ.) to \bar{E} .
- 6) Increment the counter ($X \leftarrow X + 1$).
- 7) Compare the number ($= X$) of applied programming pulse with 25 and then verify the programmed data. If the programmed data is verified, go to the next step regardless of X value. If $X = 25$ and programmed data is not verified, the device fails.
- 8) Apply one additional wide programming pulse to \bar{E} (3X ms).
- 9) Compare the address with an end address ($= N$). If the programmed address is the end address, proceed to the next step. If not, increment the address ($G \leftarrow G + 1$) and then go to the step 3) for the next address.
- 10) Set $V_{CC} = V_{PP} = 5V$.
- 11) Verify all the data. If the programmed data is not the same as the input data, the part failed. If it is the same, the program is completed.


A continuous TTL low level should not apply to \bar{CE} input pin during the program mode ($V_{PP} = 12.5V$, $V_{CC} = 6V$ and $\bar{OE} = V_{IH}$) because it is required that one programming pulse width does not exceed 78.75 ms at each address.

Memory Cell



C256-8

Memory Cell Threshold Shift



C256-9

Quick Pro™ is a trademark of Fujitsu Limited.

FUJITSU

MBM27C256A-20-W
MBM27C256A-25-W
Programming/Erasing
Information (Continued)
Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the MBM27C256A-W to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase an MBM27C256A-W. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å) with intensity of

12,000 μW/cm²) for 15 to 20 minutes. The MBM27C256A-W should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM27C256A-W and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although

erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM27C256A-W and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

AC Characteristics

(T_A = 25°C ± 5°C,
V_{CC} = 6V ± 0.25V,
V_{PP} = 12.5V ± 0.3V)

Parameter	Symbol	Min	Typ	Max	Unit
Address setup time	t _{AS}	2			μs
Chip enable setup time	t _{CES}	2			μs
Output enable setup time	t _{OES}	2			μs
Data setup time	t _{DS}	2			μs
V _{PP} setup time	t _{VS}	2			μs
Address hold time	t _{AH}	2			μs
Output enable hold time (1)	t _{OEH}	2			μs
Data hold time	t _{DH}	2			μs
Output enable recovery time (1)	t _{OR}	2			μs
Chip enable to data valid	t _{DV}			1	μs
Output disable to output float delay	t _{DF}			105	ns
Programming pulse width	t _{PW}	0.95	1	1.05	ms
Additional programming pulse width	t _{APW}	2.85		78.75	ms
Programming pulse number	X	1		25	times

Notes:

1. t_{OEH} + t_{OR} ≥ 50 μs.

Electronic Signature

The MBM27C256A-W has electronic signature mode which is intended to be used with programming equipment for the purpose of automatically matching the device to be programmed with its cor-

responding programming algorithm.

The electronic signature is activated when +12V is applied to address line A₉ (pin 24) of the MBM27C256A-W. Two identifier bytes are read out

from the outputs by toggling address line A₀ (pin 10) from V_{IL} to V_{IH}. The address lines from A₁ and A₁₃ must be held at V_{IL} to keep the electronic signature mode. See the table below.

A ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇	O ₈	Definition
V _{IL}	0	0	1	0	0	0	0	0	Manufacture
V _{IH}	0	1	0	0	0	1	1	0	Device

Notes:

A₉ = 12V ± 0.5V.

A₁ thru A₈ = A₁₀ thru A₁₃ = \overline{CE} = \overline{OE} = V_{IL}.

A₁₄ = Either V_{IL} or V_{IH}.

MBM27C256A-20-W
MBM27C256A-25-W

Programming/Erasing Information (Continued)


DC Characteristics
 (T_A = 25°C ± 5°C,
 V_{CC} = 6V ± 0.25V,
 V_{PP} = 21V ± 0.5V)

Parameter	Symbol	Min	Typ	Max	Unit
Input leakage current (V _{IN} = 5.25V/0.45V)	I _{LI}			10	μA
V _{PP} supply current during programming pulse (E = V _{IL})	I _{PP}			40	mA
V _{CC} supply current	I _{CC}			30	mA
Input low level	V _{IL}	-0.1		0.8	V
Input high level	V _{IH}	2.0		V _{CC} + 0.3	V
Output low voltage during verify (I _{OL} = 2.1 mA)	V _{OL}			0.45	V
Output high voltage during verify (I _{OH} = -400 μA)	V _{OH}	2.4			V

Notes:

V_{CC} must be applied either coincident with or before V_{PP} and removed either coincident with or after V_{PP}. V_{PP} must not be greater than 21.5V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with V_{PP} = 21V. Also, during E = V_{IL}, V_{PP} must not be switched from 5V to 21V or vice-versa.

Programming Waveform




C256-10

MBM27C256A-20-W
MBM27C256A-25-W

Programming/Erasing
Information (Continued)

Quick Program Flow Chart




PROGRAMMING FLOW CHART
 $V_{CC} = 5V \pm 0.25V$
 $V_{pp} = 12.5V \pm 0.3V$
 $T_{pw} = 1ms + 50\mu s$
 (*Xms + 5%)
 G: START ADDRESS
 N: STOP ADDRESS
 X: COUNTER VALUE
 MAXIMUM 105 ms/BYTE
 MINIMUM 3.8 ms/BYTE

C256-11


MBM27C256A-20-W
MBM27C256A-25-W

Package Dimensions
 Dimensions in inches
 (millimeters)

28-Lead Ceramic (CERDIP with Transparent Lid)
Dual In-Line Package
 (Case No.: DIP-28C-C01)



32-Pad Ceramic (Metal Seal) Leadless Chip Carrier
 (Case No.: LCC-32C-A01)



*SHAPE OF PIN 1 INDEX: SUBJECT TO CHANGE WITHOUT NOTICE.