

HN61256P, HN61256FP


32768×8-bit or 65536×4-bit CMOS Mask Programmable Read Only Memory

The Hitachi HN61256P/FP is a mask programmable 32768 × 8-bit or 65536 × 4-bit CMOS read only memory. It operates from a single power supply and is compatible with TTL. Low power consumption makes this memory well-suited for battery-operation or hand-held personal computers. Memory expansion can be implemented through one chip select input. Either active "High" or active "Low" or chip select input and a chip enable input are defined at mask level. The organization of 8 bit or 4 bit is defined by the user.

■ FEATURES

- Mask-programmable selection of either 4-bit or 8-bit organization
- Three-state outputs, can be wire-ORed.
- One mask programmable chip select terminal facilitates memory expansion.
- A single 5V power supply ($\pm 10\%$)
- Low power consumption: Operation 7.5mW (typ.), Standby $5\mu\text{W}$ (typ.)
- TTL compatible
- Access time: $3.5\mu\text{s}$ (max)


■ BLOCK DIAGRAM



*1 Active level defined at mask level.


*2 Mask programmable selection of either 4-bit or 8-bit organization.

In 4-bit organization, data outputs are D0 to D3.




■ PIN ARRANGEMENT

● HN61256P



(Top View)

● HN61256FP



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage*	V_{CC}	-0.3 ~ +7.0	V
Input Voltage*	V_{IN}	-0.3 ~ +7.0	V
Operating Temperature Range	T_{opr}	0 ~ +75	°C
Storage Temperature Range	T_{stg}	-55 ~ +125	°C
Bias Storage Temperature Range	T_{bias}	-20 ~ +85	°C

Note : * Referenced to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0 \sim +75^\circ C$)


Item	Symbol	Test Condition		min	typ**	max	Unit	
Input "High" Level Voltage	V_{IH}			2.4	—	V_{CC}	V	
Input "Low" Level Voltage	V_{IL}			0	—	0.8	V	
Output "High" Level Voltage	V_{OH}	$I_{OH} = -100\ \mu A$		2.4	—	—	V	
Output "Low" Level Voltage	V_{OL}	$I_{OL} = 1.6\ mA$		—	—	0.4	V	
Input Leakage Current	I_{in}	$V_{in} = 0 \sim 5.5\ V$		—	—	2.5	μA	
Output "High" Level Leakage Current	I_{LOH}	CE = 0.8V	$V_{out} = 2.4V$	—	—	5	μA	
Output "Low" Level Leakage Current	I_{LOL}	CE = 2.4V	$V_{out} = 0.4V$	—	—	5	μA	
Supply Current	I_{SB}	$V_{SS} = V_{CC} + 0.3V$ $I_{SB} = 4.0\ \mu A, L_{in} = 0\ mA,$ $t_{AS} = 3.0\ \mu s$	$V_{CC} = 5.5V$	—	1	30	μA	
In stand-by	I_{CC} *			—	1.5	3.0	mA	
In operation								
Input Capacitance	C_{in}	$V_{in} = 0V, f = 1\ MHz, T_a = 25^\circ C$		—	—	10	pF	
Output Capacitance	C_{out}			—	—	12.5	pF	

* Steady state current ** $V_{CC}=5V, T_a=25^\circ C$


■ AC OPERATING CONDITION AND CHARACTERISTICS

● READ SEQUENCE ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0 \sim +75^\circ C$, $t_r=t_f=20\ ns$)

Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	4.0	—	μs
Address Access Time	t_{AACC}	—	3.5	μs
Chip Enable Access Time	t_{EACC}	—	3.0	μs
Data Hold Time from Address	t_{DF}	0.05	0.5	μs
Address Set-up Time	t_{AS}	0.5	—	μs
Address Hold Time	t_{AH}	0	—	μs
Chip Enable ON Time	t_{CE}	3.0	—	μs
Chip Enable OFF Time	t_{CE}	0.5	—	μs



● AC TEST LOAD



- Notes : 1. $t_r = t_f = 20\ ns$.
2. C_L includes jig capacitance.
3. All diodes are 1S2074⑩.

■ ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^\circ C$)

Item	Symbol	Test Condition		min	typ	** max	Unit
Input Voltage	V_{IH}			2.2	—	V_{CC}	V
	V_{IL}			-0.3	—	0.8	V
Output Voltage	V_{OH}	$I_{OH} = -205 \mu A$			2.4	—	—
	V_{OL}	$I_{OL} = 3.2 \text{ mA}$			—	—	0.4 V
Input Leakage Current	I_{in}	$V_{in} = 0 \sim 5.5V$			—	—	2.5 μA
Output Leakage Current	I_{LOH}	$CS = 0.8V$, $\bar{CS} = 2.2V$	$V_{out} = 2.4V$	—	—	10	μA
	I_{LOL}			—	—	10	μA
Supply Current	Active	I_{CC}^*	$V_{CC} = 5.5V$, $I_{out} = 0mA$, $t_{RC} = \text{min}$, duty = 100%	—	10	30	mA
	Standby	I_{SB}	$V_{CC} = 5.5V$, $\bar{CS} \geq V_{CC} - 0.2V$, $CS \leq 0.2V$	—	1	30	μA
Input Capacitance	C_{in}			—	—	10	pF
Output Capacitance	C_{out}	$V_{in} = 0V$, $f = 1 \text{ MHz}$, $T_a = 25^\circ C$			—	—	15 pF

* Steady state current

** $V_{CC} = 5V$, $T_a = 25^\circ C$


■ RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^\circ C$, $t_i = t_f = 20\text{ns}$)


Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	200	—	ns
Address Access Time	t_{AA}	—	200	ns
Chip Select Access Time	t_{ACS}	—	200	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	ns
Output Enable to Output Valid	t_{OE}	—	100	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	100	ns
Chip Disable to Output in High Z	t_{OHZ}	0	100	ns
Output Hold from Address Change	t_{OH}	10	—	ns

■ TIMING WAVEFORM


• READ CYCLE (1)




• READ CYCLE (2) (Notes 1, 3)



• READ CYCLE (3) (Notes 2, 3)



• AC TEST LOAD



- Notes : 1. $t_i = t_f = 20\text{ns}$
2. C_i includes jig capacitance
3. All diodes are 1S2074®

NOTES:

1. Device is continuously selected.
2. Address Valid prior to or coincident with \bar{CS} transition low.
3. $\bar{OE} = V_{IL}$.
4. Input pulse level: 0.8 to 2.4V
5. Input and output reference level: 1.5V